Embedded Memories for Cryogenic Applications

被引:16
|
作者
Garzon, Esteban [1 ,2 ]
Teman, Adam [2 ]
Lanuzza, Marco [1 ]
机构
[1] Univ Calabria, Dept Comp Engn Modeling Elect & Syst, I-87036 Arcavacata Di Rende, Italy
[2] Bar Ilan Univ, Emerging Nanoscaled Integrated Circuits Syst EnIC, Fac Engn, IL-5290002 Ramat Gan, Israel
基金
以色列科学基金会;
关键词
cryogenic; 77; K; cold electronics; low-power; embedded memory; SRAM; Gain-Cell embedded DRAM (GC-eDRAM); STT-MRAM; magnetic tunnel junction (MTJ); STT-MRAMS; SRAM; OPERATION; READ; CELL;
D O I
10.3390/electronics11010061
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The ever-growing interest in cryogenic applications has prompted the investigation for energy-efficient and high-density memory technologies that are able to operate efficiently at extremely low temperatures. This work analyzes three appealing embedded memory technologies under cooling-from room temperature (300 K) down to cryogenic levels (77 K). As the temperature goes down to 77 K, six-transistor static random-access memory (6T-SRAM) presents slight improvements for static noise margin (SNM) during hold and read operations, while suffering from lower (-16%) write SNM. Gain-cell embedded DRAM (GC-eDRAM) shows significant benefits under these conditions, with read voltage margins and data retention time improved by about 2x and 900x, respectively. Non-volatile spin-transfer torque magnetic random access memory (STT-MRAM) based on single- or double-barrier magnetic tunnel junctions (MTJs) exhibit higher read voltage sensing margins (36% and 48%, respectively), at the cost of longer write access time (1.45x and 2.1x, respectively). The above characteristics make the considered memory technologies to be attractive candidates not only for high-performance computing, but also enable the possibility to bridge the gap from room-temperature to the realm of cryogenic applications that operate down to liquid helium temperatures and below.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] Ferroelectric nonvolatile memories for embedded applications
    Jones, RE
    [J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 431 - 438
  • [2] The PCM way for embedded Non Volatile Memories applications
    Zuliani, P.
    Conte, A.
    Cappelletti, P.
    [J]. Digest of Technical Papers - Symposium on VLSI Technology, 2019, 2019-June
  • [3] The PCM way for embedded Non Volatile Memories applications
    Zuliani, P.
    Conte, A.
    Cappelletti, P.
    [J]. 2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T192 - T193
  • [4] The PCM way for embedded Non Volatile Memories applications
    Zuliani, P.
    Conte, A.
    Cappelletti, P.
    [J]. 2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : T192 - T193
  • [5] Emerging Resistive Memories for Low Power Embedded Applications and Neuromorphic Systems
    DeSalvo, B.
    Vianello, E.
    Thomas, O.
    Clermidy, F.
    Bichler, O.
    Gamrat, C.
    Perniola, L.
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 3088 - 3091
  • [6] Weak and Strong SRAM cells analysis in embedded memories for PUF applications
    Alheyasat, A.
    Torrens, G.
    Bota, S.
    Alorda, B.
    [J]. 2019 XXXIV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2019,
  • [7] BIST FOR EMBEDDED MEMORIES
    ZORIAN, Y
    [J]. EE-EVALUATION ENGINEERING, 1995, 34 (09): : 122 - 123
  • [8] Embedded memories for the future
    Pilo, H
    Sornasekhar, D
    Leung, WY
    Hyslop, A
    Liu, R
    Martino, B
    Prince, B
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (04): : 66 - 81
  • [9] Testing embedded memories
    Plagmann, C
    [J]. EE-EVALUATION ENGINEERING, 1997, 36 (11): : 150 - &
  • [10] CRYOGENIC RANDOM-ACCESS MEMORIES
    SASS, AR
    STEWART, WC
    COSENTINO, LS
    [J]. IEEE SPECTRUM, 1967, 4 (07) : 91 - +