共 50 条
- [21] A novel method of the harmonic analysis by the multi-carrier PWM techniques in the multi-level inverter [J]. IECON-2002: PROCEEDINGS OF THE 2002 28TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 2002, : 3140 - 3145
- [23] Cascaded Hybrid Multi-level Inverter for Selective Harmonics Elimination [J]. Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2018, 42 : 135 - 148
- [24] Harmonic analysis of PWM multi-level converters [J]. IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2001, 148 (01): : 35 - 43
- [25] Design and Implementation of a Selective Harmonic Elimination SPWM Strategy-Based Inverter [J]. WIRELESS NETWORKS, INFORMATION PROCESSING AND SYSTEMS, 2008, 20 : 319 - 331
- [26] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
- [27] Selective Harmonic Elimination in Five Level Inverter using Sine Cosine Algorithm [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 385 - 388
- [28] Multi Carrier PWM and Selective Harmonic Elimination technique for Cascade Multilevel Inverter [J]. PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 98 - 102
- [29] A seven-level defined selective harmonic elimination PWM strategy [J]. 2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, : 209 - +