A power estimation model for high-speed CMOS A/D converters

被引：11

作者：

Lauwers, E ^{[1
]}

Gielen, G ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elect Engn, ESAT, MICAS, B-3001 Heverlee, Belgium

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/DATE.1999.761155

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Power estimation is important for system-level exploration and trade-off analysis of VLSI systems. A power estimator for high-speed analog to digital converters that exploits information from reported designs is presented. The estimator is an analytical expression which is independent of the actual topology used and can easily be updated with new published designs. Experimental results show a good predictor accuracy of better than a factor 2.2 for most designs.

引用

页码：401 / 405

页数：5

共 50 条

[41] Delay estimation and measurement circuit for a high-speed CMOS clocked comparator
Cron, L.
Laugier, P.
Ferreira, P. Maris
dos Santos, Filipe Vinci
Benabes, Philippe
[J]. 2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
[42] High-speed digital to analog converters
Doris, K
van Roermund, A
[J]. ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 91 - +
[43] Converters Channel High-Speed Signals
Browne, Jack
[J]. MICROWAVES & RF, 2013, 52 (08) : 86 - 87
[44] A 1.5 v high-speed class AB operational amplifier for high-resolution high-speed pipelined A/D converters
Mehrmanesh, S
Aslanzadeh, HA
Vahidfar, MB
Atarodi, M
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 273 - 276
[45] Clocking high-speed A/D converters - Application note AN-1558
Catt, James
[J]. EDN, 2007, 52 (01) : 33 - 34
[46] A new time-interleaved architecture for high-speed A/D converters
El-Sankary, K
Assi, A
Sawan, M
[J]. THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS, 2002, : 93 - 99
[47] BICMOS CIRCUITS FOR HIGH-SPEED CURRENT-MODE D/A CONVERTERS
ROMANCZYK, RJ
LEUNG, BH
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) : 923 - 934
[48] Optimal design of power distribution network for high-speed CMOS circuits
Formerly Shibaura Institute of Technology, 3-7-5 Toyosu, Koto-ku, Tokyo, Japan
[J]. J. Jpn. Inst. Electron. Packag., 5 (337-343):
[49] Challenges in implementing high-speed, low-power ADCs in CMOS
Kull, Lukas
[J]. 2015 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2015,
[50] Low power high-speed multithreshold voltage CMOS bus architectures
Rjoub, A
Koufopavlou, O
[J]. COMPUTERS & ELECTRICAL ENGINEERING, 2004, 30 (04) : 269 - 280

← 1 2 3 4 5 →