On the speedup required for a multicast parallel packet switch

被引：12

作者：

Iyer, S ^{[1
]}

McKeown, N ^{[1
]}

机构：

[1] Stanford Univ, Comp Syst Lab, Stanford, CA 94305 USA

来源：

IEEE COMMUNICATIONS LETTERS | 2001年 / 5卷 / 06期

基金：

美国国家科学基金会;

关键词：

Clos' network; inverse-multiplexing; load-balancing; multicasting; parallel packet switch;

D O I：

10.1109/4234.929609

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

A parallel packet switch (PPS) is a switch in which the memories run slower than the line rate. Arriving packets are load-balanced packet-by-packet over multiple lower speed center stage packet switches. It is known that, for unicast traffic, a PPS can precisely emulate a FCFS output-queued (OQ) switch with a speedup of two and an OQ switch with delay guarantees with a speedup of three. In this paper we ask: Is it possible for a PPS to emulate the behavior of an OQ multicast switch? The main result is that for multicast traffic an N-port PPS can precisely emulate a FIFO OQ switch with a speedup of S > 2 rootN+1, and a switch that provides delay guarantees with a speedup of S > 2 root 2N+2.

引用

页码：269 / 271

页数：3

共 50 条

[41] Mathematical analysis of the input-queued packet switch under multicast traffic
Shanthi, G
Shanmugam, A
[J]. IEE PROCEEDINGS-COMMUNICATIONS, 2005, 152 (06): : 845 - 849
[42] A 1024-Port optical Uni- and Multicast Packet Switch Fabric
Moralis-Pegios, Miltiadis
Terzenidis, Nikolaos
Mourgias-Alexandris, George
Vyrsokinos, Konstantinos
Pleros, Nikos
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2019, 37 (04) : 1415 - 1423
[43] Multicast-enabled optical packet switch architecture utilizing multicasting modules
Huang, Qirui
Zhong, Wen-De
[J]. 2008 CONFERENCE ON OPTICAL FIBER COMMUNICATION/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-8, 2008, : 1226 - 1228
[44] MSXmin: A modular multicast ATM packet switch with low delay and hardware complexity
Kannan, R
Ray, S
[J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 2000, 8 (03) : 407 - 418
[45] On packet scheduling with adversarial jamming and speedup
Martin Böhm
Łukasz Jeż
Jiří Sgall
Pavel Veselý
[J]. Annals of Operations Research, 2021, 298 : 7 - 42
[46] On packet scheduling with adversarial jamming and speedup
Bohm, Martin
Jez, Lukasz
Sgall, Jiri
Vesely, Pavel
[J]. ANNALS OF OPERATIONS RESEARCH, 2021, 298 (1-2) : 7 - 42
[47] Reexamining the stability of a parallel packet switch with bufferless input demultiplexors
Qi, WD
Tian, C
Chen, H
Xu, B
[J]. 2003 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOL 1 AND 2, PROCEEDINGS, 2003, : 514 - 520
[48] Research on new kind of parallel packet switch based on CICQ
Ren, Tao
Lan, Ju-Long
Hu, Hong-Chao
Cheng, Dong-Nian
[J]. Tongxin Xuebao/Journal on Communications, 2010, 31 (10): : 98 - 107
[49] Stability analysis of a parallel packet switch with bufferless input demultiplexors
Khotimsky, DA
Krishnan, S
[J]. 2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 100 - 106
[50] Performance evaluation of the parallel packet switch with a sliding window scheme
Liu, Chia-Lung
Moh, Chiou
Wu, Chin-Chi
Lin, Woei
[J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2006, PT 2, 2006, 3981 : 1111 - 1120

← 1 2 3 4 5 →