Low-complexity interpolation architecture for soft-decision Reed-Solomon decoding

被引：6
|
作者：
Zhang, Xinmiao [1 ]
Zhu, Jiangli [1 ]
机构：
[1] Case Western Reserve Univ, Dept Elect Engn & Comp Sci, Cleveland, OH 44106 USA
来源：
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年
关键词：
D O I：
10.1109/ISCAS.2007.378493
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Reed-Solomon (RS) codes have very broad applications in digital communication and storage systems. Among the decoding algorithms of RS codes, the Koetter-Vardy (KV) soft-decision decoding algorithm can achieve substantial coding gain with a polynomial complexity. One of the major steps of the KV algorithm is the interpolation. Recently, a new algorithm was proposed to solve the interpolation problem. Compared to previous efforts, this algorithm is computationally simpler, and thus can potentially lead to practical high-speed hardware implementations of the KV algorithm. This paper proposes novel transformation techniques to further reduce the hardware complexity of the new interpolation algorithm. In addition, efficient VLSI architectures are provided for the new algorithm.
引用
收藏
页码：1413 / 1416
页数：4
相关论文
共 50 条
  • [21] Modified Low-Complexity Chase Soft-Decision Decoder of Reed-Solomon Codes
    Zhang, Xinmiao
    Zhu, Jiangli
    Zhang, Wei
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 66 (01): : 3 - 13
  • [22] SIMD implementation of interpolation in algebraic soft-decision Reed-Solomon decoding
    Boulianne, L
    Gross, WJ
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 750 - 755
  • [23] Soft-decision decoding of Reed-Solomon codes
    Nara, H
    Tanaka, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (03): : 60 - 69
  • [24] EFFICIENT INTERPOLATION ARCHITECTURE FOR SOFT-DECISION REED-SOLOMON DECODING BY APPLYING SLOW-DOWN
    Zhang, Xinmiao
    Zhu, Jiangli
    2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 19 - 24
  • [25] VLSI Architecture Design for Algebraic Soft-decision Reed-Solomon Decoding
    Zhang, Xinmiao
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1518 - 1522
  • [26] Efficient VLSI Architecture for Soft-Decision Decoding of Reed-Solomon Codes
    Zhu, Jiangli
    Zhang, Xinmiao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (10) : 3050 - 3062
  • [27] Efficient architecture for algebraic soft-decision decoding of Reed-Solomon codes
    Li, Xuemei
    Zhang, Wei
    Liu, Yanyan
    IET COMMUNICATIONS, 2015, 9 (01) : 10 - 16
  • [28] FPGA implementation of an interpolation processor for soft-decision decoding of Reed-Solomon codes
    Chen, Qinqin
    Wang, Zhongfeng
    Ma, Jun
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2100 - +
  • [29] FPGA implementation of an interpolation processor for soft-decision decoding of reed-solomon codes
    School of EECS, Oregon Sate University, Corvallis, OR 97331-3211, United States
    不详
    Proc IEEE Int Symp Circuits Syst, 2007, (2100-2103):
  • [30] Efficient interpolation and factorization in algebraic soft-decision decoding of Reed-Solomon codes
    Koetter, R
    Ma, J
    Vardy, A
    Ahmed, A
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, 2003, : 365 - 365
12345