On removing redundant faults in synchronous sequential circuits

被引:0
|
作者
Lin, XJ [1 ]
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
关键词
D O I
10.1109/VTEST.1998.670865
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a time-efficient procedure for removing sequentially redundant faults from synchronous sequential circuits with synchronizing sequences. We use properties of redundant faults and propose several methods to identify subsets of redundant faults that can be removed simultaneously from the circuit. By removing several redundant faults simultaneously, the number of repetitions of the test generation procedure invoiced to identify redundant faults is reduced. Experimental results presented in this work demonstrate the effectiveness of the proposed removal procedure.
引用
收藏
页码:168 / 175
页数:8
相关论文
共 50 条
  • [41] DESIGN OF DIAGNOSTIC TESTS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
    TYURIN, AV
    AUTOMATION AND REMOTE CONTROL, 1974, 35 (07) : 1132 - 1140
  • [42] Hybrid fault simulation for synchronous sequential circuits
    Becker, Bernd
    Keim, Martin
    Krieger, Rolf
    Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 15 (03): : 219 - 238
  • [43] RECONVERGENCE PHENOMENON IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    NANDA, NK
    BENNETTS, RG
    ELECTRONICS LETTERS, 1980, 16 (08) : 303 - 304
  • [44] ANALYSIS OF SYNCHRONOUS GENERATOR SEQUENTIAL SHORT CIRCUITS
    SRIHARAN, S
    DEOLIVEIRA, SEM
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1977, 124 (06): : 549 - 553
  • [45] A STUDY OF THE RESETABILITY OF SYNCHRONOUS SEQUENTIAL-CIRCUITS
    LIOY, A
    PONCINO, M
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 395 - 402
  • [46] Hybrid Fault Simulation for Synchronous Sequential Circuits
    Bernd Becker
    Martin Keim
    Rolf Krieger
    Journal of Electronic Testing, 1999, 15 : 219 - 238
  • [47] On the (non-)resetability of synchronous sequential circuits
    Keim, M
    Becker, B
    Stenner, B
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 240 - 245
  • [48] Improved fault emulation for synchronous sequential circuits
    Raik, J
    Ellervee, P
    Tihhomirov, V
    Ubar, R
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 72 - 78
  • [49] ON FAULT SIMULATION FOR SYNCHRONOUS SEQUENTIAL-CIRCUITS
    POMERANZ, I
    REDDY, SH
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 335 - 340
  • [50] Hybrid fault simulation for synchronous sequential circuits
    Becker, B
    Keim, M
    Krieger, R
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238