Reduced Complexity Architecture for Integral Image Generation

被引：0

作者：

Khorsandi, Mohammad Amin ^{[1
]}

Karimi, Nader ^{[1
]}

机构：

[1] Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Iran

来源：

2015 9TH IRANIAN CONFERENCE ON MACHINE VISION AND IMAGE PROCESSING (MVIP) | 2015年

关键词：

integral image; generation; architecture; pipeline; HARDWARE ARCHITECTURE;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Integral image plays an important role in AdaBoost algorithm which uses Haar-like features. The calculation of integral image needs many accesses to memory and most of the required addresses are not sequential. In addition, its calculation is compute-intensive. In this paper we propose an approach for generating integral image to cope with nonesequential addresses by affine transforming input image and using a pipeline architecture to compute results in an improved way. This approach needs the lowest clock pulses for integral image generation and in addition, its architecture is improved and less complex.

引用

页码：80 / 83

页数：4

共 50 条

[41] Split-row: A reduced complexity, high throughput LDPC decoder architecture
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 320 - 325
[42] The Architecture of complexity
Barabasi, Albert-Lashlo
IEEE CONTROL SYSTEMS MAGAZINE, 2007, 27 (04): : 33 - 42
[43] On the complexity of the integral closure
Ulrich, B
Vasconcelos, WV
TRANSACTIONS OF THE AMERICAN MATHEMATICAL SOCIETY, 2005, 357 (02) : 425 - 442
[44] REDUCED HARDWARE ARCHITECTURE OF BILATERAL FILTER FOR REAL TIME IMAGE DENOISING
Chandni, C. S.
Pushpakumari, R.
2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 769 - 774
[45] A hierarchical and regional deep learning architecture for image description generation
Kinghorn, Philip
Zhang, Li
Shao, Ling
PATTERN RECOGNITION LETTERS, 2019, 119 : 77 - 85
[46] Low-Complexity Hyperspectral Image Compression on a Multi-tiled Architecture
Walters, Karel H. G.
Kokkeler, Andre B. J.
Gerez, Sabih
Smit, Gerard J. M.
PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 330 - 335
[47] A Fast Integral Image Computing Hardware Architecture With High Power and Area Efficiency
Ouyang, Peng
Yin, Shouyi
Zhang, Yuchi
Liu, Leibo
Wei, Shaojun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (01) : 75 - 79
[48] Reduced complexity polynomial multiplier architecture for finite fields GF(2m)
Choi, Se-Hyu
Lee, Keon-Jik
IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
[49] A reduced complexity decoder architecture via layer-ed decoding of LDPC codes
Hocevar, DE
2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 107 - 112
[50] Efficient CIC-based architecture with improved aliasing rejection and reduced computational complexity
Romero, D. E. T.
ELECTRONICS LETTERS, 2016, 52 (15) : 1294 - +

← 1 2 3 4 5 →