Evolutionary Design of Reconfiguration Strategies to Reduce the Test Application Time

被引：0
|
作者：
Simacek, Jiri [1 ]
Sekanina, Lukas [1 ]
Starecek, Lukas [1 ]
机构：
[1] Brno Univ Technol, Fac Informat Technol, Brno 61266, Czech Republic
来源：
EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE | 2010年 / 6274卷
关键词：
SCAN; COMPACTION;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Recently, a method has been presented that allows a significant test application time reduction if some of gates of a digital circuit are reconfigured before test is applied. Selection of the gates for reconfiguration was performed using a very time consuming deterministic recursive search algorithm. In this paper, a new method is proposed for selection of the gates in order to reduce the test application time. The method utilizes an evolutionary algorithm which is able to discover very competitive reconfiguration strategies while the time of optimization is considerably reduced with respect to the original algorithm. Moreover, the user can easily balance the trade off between the number of test vectors and amount of logic that has to be reconfigured. Experimental results are reported for the ISCAS85 benchmark suite.
引用
收藏
页码：214 / 225
页数：12
相关论文
共 50 条
  • [1] Core Test Wrapper Design to Reduce Test Application Time for Modular SoC Testing
    Yi, Hyunbean
    Kundu, Sandip
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 412 - 420
  • [2] Design for testability strategies using full/partial scan designs and test point insertions to reduce test application times
    Hosokawa, T
    Yoshimura, M
    Ohta, M
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 485 - 491
  • [3] Application of evolutionary strategies to optimal design of multibody systems
    Datoussaid, S
    Verlinden, O
    Conti, C
    MULTIBODY SYSTEM DYNAMICS, 2002, 8 (04) : 393 - 408
  • [4] Application of Evolutionary Strategies to Optimal Design of Multibody Systems
    Selim Datoussaid
    Olivier Verlinden
    Calogero Conti
    Multibody System Dynamics, 2002, 8 : 393 - 408
  • [5] Novel DFT strategies using full/partial scan designs and test point insertion to reduce test application time
    Hosokawa, T
    Yoshimura, M
    Ohta, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2722 - 2730
  • [6] Evolutionary techniques for minimizing test signals application time
    Corno, F
    Reorda, MS
    Squillero, G
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2002, 2279 : 183 - 189
  • [7] A technique to reduce power and test application time in BIST
    Ghosh, D
    Bhunia, S
    Roy, K
    10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 182 - 183
  • [8] A Design Approach to Reduce Test Time on SOC Memories
    Ghosh, Prokash
    Dieu Van Dinh
    Varma, Misal
    34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 63 - 66
  • [9] Comparative Study of Test Pattern Generation Systems to Reduce Test Application Time
    Dilip, Patare Snehal
    Somanathan, Geethu Remadevi
    Bhakthavatchalu, Ramesh
    PROCEEDINGS OF THE 2019 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2019), 2019, : 59 - 62
  • [10] Hybrid History-Based Test Overlapping to Reduce Test Application Time
    Janfaza, Vahid
    Forouzandeh, Bahjat
    Behnam, Payman
    Najafi, Mohammadreza
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
12345