Design and performance analysis of Dual-Gate All around Core-Shell Nanotube TFET

被引:56
|
作者
Kumar, Naveen [1 ]
Mushtaq, Umar [2 ]
Amin, S. Intekhab [3 ]
Anand, Sunny [2 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol Jalandhar, Jalandhar, Punjab, India
[2] Amity Univ, Sect 125, Noida, Uttar Pradesh, India
[3] Jamia Milia Islamia, New Delhi, India
关键词
Nanotube; Dual-Gate All around; Nanowire; Core and shell gates; TFET; FIELD-EFFECT TRANSISTORS; TUNNEL-FETS;
D O I
10.1016/j.spmi.2018.09.012
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this research work, we have put forward Silicon based Nanotube structure with Dual Gate All around configuration. The proposed device has been compared with Conventional Nanowire structure and the comparison is concocted on account of analog parameters of both the devices. The structural parameters of both the devices are kept identical like work function, doping concentrations of Source, Channel and Drain regions. By using an inner core gate and an outer shell gate, the proposed device exhibited superior Analog characteristics over its Nanowire counterpart in terms of drive current (ION), Electrical criteria, capacitance, unity gain, and transconductance.
引用
收藏
页码:356 / 364
页数:9
相关论文
共 50 条
  • [31] Drain current modeling of proposed dual material elliptical Gate-All-Around heterojunction TFET for enhanced device performance
    Saha, Priyanka
    Sarkar, Subir Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 130 : 194 - 207
  • [32] Gate All Around Dopingless Nanotube TFET Biosensor with Si0.5Ge0.5 - Based Source
    Wighmal, Kosheen
    Peddi, Giridhar
    Apoorva
    Kumar, Naveen
    Amin, S. Intekhab
    Anand, Sunny
    SILICON, 2022, 14 (11) : 5951 - 5959
  • [33] Gate All Around Dopingless Nanotube TFET Biosensor with Si0.5Ge0.5 – Based Source
    Kosheen Wighmal
    Giridhar Peddi
    Naveen Apoorva
    S. Intekhab Kumar
    Sunny Amin
    Silicon, 2022, 14 : 5951 - 5959
  • [34] Design and Analysis of Junctionless-Based Gate All Around N plus Doped Layer Nanowire TFET Biosensor
    Kumar, Parveen
    Raj, Balwinder
    Wadhwa, Girish
    Singh, Balwinder
    Kumar, Raj
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (01)
  • [35] Analysis and Design of Core-Shell Upconverting Nanostructures
    Wistey, Mark A.
    Patel, Victor
    Loof, Joseph L.
    O'Brien, William A.
    Qi, Meng
    Erdman, Anthony J.
    Stephenson, Chad A.
    2014 IEEE 40TH PHOTOVOLTAIC SPECIALIST CONFERENCE (PVSC), 2014, : 3248 - 3250
  • [36] Design and Performance Analysis of Junctionless Vertically Stacked Gate All Around Transistor
    Erigela, R.
    Chary, D. Vemana
    Reddy, D. Venkatarami
    Rao, B. Nageshwar
    Balaji, B.
    Agarwal, V.
    Singh, L.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2025, 38 (09): : 2096 - 2103
  • [37] Architectural design of core-shell nanotube systems based on aluminosilicate clay
    Stavitskaya, Anna
    Rubtsova, Maria
    Glotov, Aleksandr
    Vinokurov, Vladimir
    Vutolkina, Anna
    Fakhrullin, Rawil
    Lvov, Yuri
    NANOSCALE ADVANCES, 2022, 4 (13): : 2823 - 2835
  • [38] Design and Investigation of a Novel Charge Plasma-Based Core-Shell Ring-TFET: Analog and Linearity Analysis
    Gupta, Ashok Kumar
    Raman, Ashish
    Kumar, Naveen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3506 - 3512
  • [39] Vertical Gate-All-Around Nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs
    T. Vasen
    P. Ramvall
    A. Afzalian
    G. Doornbos
    M. Holland
    C. Thelander
    K. A. Dick
    L. - E. Wernersson
    M. Passlack
    Scientific Reports, 9
  • [40] Vertical Gate-All-Around Nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs
    Vasen, T.
    Ramvall, P.
    Afzalian, A.
    Doornbos, G.
    Holland, M.
    Thelander, C.
    Dick, K. A.
    Wernersson, L. -E.
    Passlack, M.
    SCIENTIFIC REPORTS, 2019, 9 (1)