Impact of configurable processor in parallel architecture for document management.

被引:0
|
作者
Vagnier, S [1 ]
Essafi, H [1 ]
Mérigot, A [1 ]
机构
[1] CEA, LETI, DEIN SLA, F-91191 Gif Sur Yvette, France
关键词
configurable processor; parallel machine; documents management;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the recent developments in multimedia and telecommunication technologies, content-based information retrieval is becoming increasingly important support for various areas such as digital libraries, interactive video,... The algorithms involved in real multimedia application need to handle, as quickly as possible, a large volume of data that is a time consuming which can limit the impact of this application. In this paper we describe a system, based on a configurable processor, designed to accelerate the indexing document information (text, images, table...). The architecture is suitable for European STRETCH project (Storage and RETrieval by Content of imaged documents).
引用
收藏
页码:2199 / 2204
页数:6
相关论文
共 50 条
  • [41] The VLSI Architecture of a Highly Efficient Configurable Pre-processor for MIMO Detections
    Tseng, Tzu-Ting
    Shen, Chung-An
    2017 IEEE 36TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2017,
  • [42] Configurable VLSI architecture of a general purpose lifting-based wavelet processor
    Guntoro, Andre
    Keil, Hans-Peter
    Glesner, Manfred
    SIGMAP 2008: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2008, : 69 - 75
  • [43] Design methodology and system for a configurable media embedded processor extensible to VLIW architecture
    Mizuno, A
    Kohno, K
    Ohyama, R
    Tokuyoshi, T
    Uetani, H
    Eichel, H
    Miyamori, T
    Matsumoto, N
    Matsui, M
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 2 - 7
  • [44] Document skew elimination on a massively parallel architecture
    Meunier, F
    Millot, D
    Slusarek, M
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 43 - 49
  • [45] A parallel camera image signal processor for SIMD architecture
    Seung-Hyun Choi
    Junguk Cho
    Yong-Min Tai
    Seong-Won Lee
    EURASIP Journal on Image and Video Processing, 2016
  • [46] PARALLEL IN SEQUENCE - TOWARDS THE ARCHITECTURE OF AN ELEMENTARY CORTICAL PROCESSOR
    KOERNER, E
    TSUDA, I
    SHIMIZU, H
    LECTURE NOTES IN COMPUTER SCIENCE, 1987, 269 : 37 - 47
  • [47] Reconfigurable instruction-level parallel processor architecture
    Ito, T
    Ono, K
    Ichikawa, M
    Okuyama, Y
    Kuroda, K
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 208 - 220
  • [48] The QC-2 parallel Queue processor architecture
    Abderazek, Ben A.
    Canedo, Arquimedes
    Yoshinaga, Tsutomu
    Sowa, Masahiro
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2008, 68 (02) : 235 - 245
  • [49] A parallel embedded-processor architecture for ATM reassembly
    Hobson, RF
    Wong, PS
    IEEE-ACM TRANSACTIONS ON NETWORKING, 1999, 7 (01) : 23 - 37
  • [50] AN ASSOCIATIVE STRING PROCESSOR ARCHITECTURE FOR PARALLEL PROCESSING APPLICATIONS
    KRIKELIS, A
    LEA, RM
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 747 - 754