共 50 条
- [41] The VLSI Architecture of a Highly Efficient Configurable Pre-processor for MIMO Detections 2017 IEEE 36TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2017,
- [42] Configurable VLSI architecture of a general purpose lifting-based wavelet processor SIGMAP 2008: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2008, : 69 - 75
- [43] Design methodology and system for a configurable media embedded processor extensible to VLIW architecture ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 2 - 7
- [44] Document skew elimination on a massively parallel architecture PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 43 - 49
- [45] A parallel camera image signal processor for SIMD architecture EURASIP Journal on Image and Video Processing, 2016
- [47] Reconfigurable instruction-level parallel processor architecture ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 208 - 220
- [50] AN ASSOCIATIVE STRING PROCESSOR ARCHITECTURE FOR PARALLEL PROCESSING APPLICATIONS MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 747 - 754