共 50 条
- [21] An efficient systolic array algorithm for the VLSI implementation of a prime-length DHT ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 167 - 169
- [22] A scalable and unified multiplier architecture for finite fields GF(p) and GF(2m) CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 277 - 292
- [23] An Efficient Algorithm for Computing Modular Division over GF(2m) in Elliptic Curve Cryptography PROCEEDINGS OF 2017 11TH IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2017, : 179 - 182
- [24] Bit-Parallel Arithmetic Implementations over Finite Fields GF(2m) with Reconfigurable Hardware Acta Applicandae Mathematica, 2002, 73 : 337 - 356
- [27] Instruction set extensions for fast arithmetic in finite fields GF(p) and GF(2m) CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 : 133 - 147
- [28] Reduced complexity polynomial multiplier architecture for finite fields GF(2m) IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
- [29] Time-space efficient exponentiation over GF(2m) COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2003, PT 1, PROCEEDINGS, 2003, 2667 : 875 - 882
- [30] Digit-serial systolic multiplier for finite fields GF(2m) IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (02): : 143 - 148