Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications

被引：15

作者：

Preethi, S. ^{[1
]}

Venkatesh, M. ^{[2
]}

Pandian, M. Karthigai ^{[3
]}

Priya, G. Lakshmi ^{[4
]}

机构：

[1] Sri Krishna Coll Technol, Dept ECE, Coimbatore, Tamil Nadu, India

[2] REVA Univ, Sch Elect & Commun Engn, Bengaluru, Karnataka, India

[3] GITAM Deemed Univ, Dept Elect Elect & Commun Engn, Bengaluru, Karnataka, India

[4] VIT Univ, Sch Elect Engn, Chennai, Tamil Nadu, India

来源：

SILICON | 2021年 / 13卷 / 10期

关键词：

Junctionless field effect transistor (JLFET); Gate-All-Around (GAA); Finite differentiation method (FDM); Short channel effects (SCEs); Electric field; Threshold voltage; Sensitivity; THRESHOLD-VOLTAGE;

D O I：

10.1007/s12633-021-01301-2

中图分类号：

O64 [物理化学（理论化学）、化学物理学];

学科分类号：

070304 ; 081704 ;

摘要：

A new analytical model for a Junctionless Field Effect Transistor that can be used in biosensor applications is proposed in this research work. The Semiconductor device analyzed here employs a Gate-All-Around structure made of two dissimilar materials. The main objective of the surrounding gate is to reduce the Short Channel Effects owing to its scalability. This model introduces a novel dual material structure embedded with a nanocavity to make it suitable for biosensing applications. 2-D Poisson's equation is solved using the Finite Differentiation Method to obtain the surface potential, which in turn is employed to determine the electric field and threshold voltage of the proposed structure. Finally, the biosensor sensitivity of the device is analyzed and the obtained results are verified using 2D TCAD simulations.

引用

页码：3755 / 3764

页数：10

共 50 条

[21] Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET
Zhang, Lining
Ma, Chenyue
He, Jin
Lin, Xinnan
Chan, Mansun
[J]. SOLID-STATE ELECTRONICS, 2010, 54 (08) : 806 - 808
[22] An Area Efficient Gate-All-Around Ring MOSFET
Huang, Ya-Chi
Chiang, Meng-Hsueh
Wang, Shui-Jinn
[J]. 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 118 - 119
[23] Compact model of the nanoscale gate-all-around MOSFET
Jiménez, D
Iníguez, B
Sáenz, JJ
Suñé, J
Marsal, LF
Pallarès, J
[J]. SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES OPERATING IN A HARSH ENVIRONMENT, 2005, 185 : 321 - 326
[24] Precise Analytical Model for Short-Channel Quadruple-Gate Gate-All-Around MOSFET
Sharma, Dheeraj
Vishvakarma, Santosh Kumar
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (03) : 378 - 385
[25] Precise analytical model for short channel Cylindrical Gate (CylG) Gate-All-Around (GAA) MOSFET
Sharma, Dheeraj
Vishvakarma, Santosh Kumar
[J]. SOLID-STATE ELECTRONICS, 2013, 86 : 68 - 74
[26] Conical surrounding gate MOSFET: a possibility in gate-all-around family
Jena, B.
Ramkrishna, B. S.
Dash, S.
Mishra, G. P.
[J]. ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2016, 7 (01)
[27] Simulation and Finite Element Analysis of Electrical Characteristics of Gate-all-Around Junctionless Nanowire Transistors
Chatterjee, Neel
Pandey, Sujata
[J]. JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (01)
[28] Isomorphic Polynomial based Precise Analytical Modeling of 3D Potential Distribution for Surrounding Gate Gate-All-Around MOSFET
Sharma, Dheeraj
Vishvakarma, Santosh Kumar
[J]. 2012 INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2012,
[29] Hot-Carrier Reliability of Gate-All-Around MOSFET for RF/Microwave Applications
Gautam, Rajni
Saxena, Manoj
Gupta, R. S.
Gupta, Mridula
[J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (01) : 245 - 251
[30] A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications
Wang, Tao
Lou, Liang
Lee, Chengkuo
[J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (04) : 478 - 480

← 1 2 3 4 5 →