共 50 条
- [32] Reduction of charge build-up during reactive ion etching by using silicon-on-insulator structures JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1505 - 1508
- [35] The influence of the buried oxide defects on the gate oxide reliability and drain leakage currents of the silicon-on-insulator metal-oxide-semiconductor field-effect transistors JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (12A): : 7104 - 7109
- [37] Design and Simulation of Steep-Slope Silicon-On-Insulator FETs using Negative Capacitance: Impact of Buried Oxide Thickness and Remnant Polarization 2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 770 - 772
- [38] EFFECT OF AN ELECTRIC-FIELD ON THE RELAXATION OF TRAPPED CHARGE IN METAL SILICON-NITRIDE SILICON-OXIDE SEMICONDUCTOR STRUCTURES SOVIET MICROELECTRONICS, 1984, 13 (01): : 27 - 31
- [39] Charge-state control of phosphorus donors in silicon-on-insulator metal-oxide-semiconductor field-effect transistor Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (2588-2591):
- [40] Charge-state control of phosphorus donors in silicon-on-insulator metal-oxide-semiconductor field-effect transistor JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2588 - 2591