An FPGA Based Compression Accelerator for Forex Trading System

被引:3
|
作者
Jang, Ji Hoon [1 ]
Lee, Seong Mo [1 ]
Gwon, Oh Seong [1 ]
Lee, Seung Eun [1 ]
机构
[1] Seoul Natl Univ Sci & Technol, Dept Elect Engn, 232 Gongneung Gil, Seoul 139743, South Korea
来源
INFORMATION TECHNOLOGY: NEW GENERATIONS | 2016年 / 448卷
关键词
FPGA; Hardware accelerator; Compression; Forex trading;
D O I
10.1007/978-3-319-32467-8_62
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we propose an FPGA based hardware accelerator for forex trading system. In the forex trading market, the trading volume of currencies is growing larger every year. In order to provide a real-time processing of large volume and high availability service, we focused on the two types of workload, where a bottleneck occurs. The bottleneck between an application server and an internal hard disk is caused by the overhead from storing the transaction logs, due to the bandwidth limitation of a hard disk. Our key idea is to suppress the overhead of transaction logging through the high throughput hardware compression. Compared to software compression, our hardware accelerator scored 6x better performance in compression throughput.
引用
收藏
页码:711 / 720
页数:10
相关论文
共 50 条
  • [21] An FPGA-based BWT Accelerator for Bzip2 Data Compression
    Qiao, Weikang
    Fang, Zhenman
    Chang, Mau-Chung Frank
    Cong, Jason
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 96 - 99
  • [22] A Forex trading expert system based on a new approach to the rule-base evidential reasoning
    Dymova, Ludmila
    Sevastjanov, Pavel
    Kaczmarek, Krzysztof
    EXPERT SYSTEMS WITH APPLICATIONS, 2016, 51 : 1 - 13
  • [23] GeniBux - Event Based Intelligent Forex Trading Strategy Enhancer
    Roledene, Sasika
    Ariyathilaka, Lakna
    Liyanage, Nadun
    Lakmal, Prasad
    Bamunusinghe, Jeewanee
    2016 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION FOR SUSTAINABILITY (ICIAFS): INTEROPERABLE SUSTAINABLE SMART SYSTEMS FOR NEXT GENERATION, 2016,
  • [24] System-level design for DPCM Image Compression with SoC-FPGA Accelerator
    Safaei, Amin
    Sabeti, Samira
    Masoudian, Morteza
    2024 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE 2024, 2024, : 887 - 891
  • [25] Reinforcement learning applied to Forex trading
    Carapuco, Joao
    Neves, Rui
    Horta, Nuno
    APPLIED SOFT COMPUTING, 2018, 73 : 783 - 794
  • [26] Strategic Methods for Automated Trading in Forex
    Casanova Pinto, Rui Maciel
    Marques Silva, Joao Carlos
    2012 12TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS (ISDA), 2012, : 34 - 39
  • [27] Designing a hybrid AI system as a forex trading decision support tool
    Yu, L
    Lai, KK
    Wang, SY
    ICTAI 2005: 17TH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2005, : 89 - 93
  • [28] Design of spaceborne image compression system based on FPGA
    Han-Wei, Yang
    Rin, Yang
    Wu-Sheng, Luo
    Ji-Dong, Wang
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 1563 - 1566
  • [29] FPGA based satellite adaptive image compression system
    Visser, SJ
    Dawood, AS
    Williams, JA
    JOURNAL OF AEROSPACE ENGINEERING, 2003, 16 (03) : 129 - 137
  • [30] FPGA based satellite adaptive image compression system
    Visser, S.J., 1600, American Society of Civil Engineers (16):