A high performance of dual-gate TFTs with triple floating N+ channel

被引：0

作者：

Park, Hyung-Seok ^{[1
]}

Lee, Dae Yeon ^{[1
]}

Jung, Min-Chul ^{[1
]}

Hong, Seung-Woo ^{[1
]}

Sung, Man Young ^{[1
]}

Kang, Ey Goo

Rhie, Dong-Hee

机构：

[1] Korea Univ, Dept Elect Engn, Seoul 136701, South Korea

来源：

PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL DISPLAY RESEARCH CONFERENCE - EURODISPLAY 2005 | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have simulated a dual-gate TFT which has triple floating n+ channel to improve the on-current of the dual-gate TFT. We achieved a low hole concentration at the source and channel junction causes the improvement the potential barrier so that we observed the reduction of the kink-effect. In this paper, we observed the reduction of the kink-effect compared with the conventional single-gate TFT and the improvement of the on-current compared with the conventional dual-gate TFT.

引用

页码：448 / 451

页数：4

共 50 条

[21] Performance dependence of self-aligned dual-gate poly-Si TFTs on localized defective regions
Hsu, Chih-Chieh
Li, Jin-Xian
Chen, Po-Tsung
Joodaki, Mojtaba
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (08)
[22] Channel Charge Model of a Dual-Gate Junctionless Transistor
Kasprowicz, Dominik
2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 216 - 221
[23] DUAL-GATE OPERATION AND VOLUME INVERSION IN N-CHANNEL SOI MOSFET - COMMENT
BALESTRA, F
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (12) : 658 - 659
[24] DUAL-GATE OPERATION AND VOLUME INVERSION IN N-CHANNEL SOI MOSFETS - REPLY
VENKATESAN, S
PIERRET, RF
NEUDECK, GW
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (12) : 659 - 660
[25] A Pull-up Adaptive Sense Amplifier Based on Dual-Gate IGZO TFTs
Lu, Silin
Lu, Lei
Zhang, Shengdong
Jiao, Hailong
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[26] Reduced Mechanical Strain in Bendable a-IGZO TFTs Under Dual-Gate Driving
Billah, Mohammad Masum
Han, Ji-Ung
Hasan, Md Mehedi
Jang, Jin
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (06) : 835 - 838
[27] Reduction of Negative Bias and Light Instability of a-IGZO TFTs by Dual-Gate Driving
Hong, Sejin
Lee, Suhui
Mativenga, Mallory
Jang, Jin
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 93 - 95
[28] INGAAS SINGLE-GATE AND DUAL-GATE HIGH-SPEED FETS - PREPARATION AND PERFORMANCE
STEINER, K
NTIKBASANIS, K
SEILER, U
HEIME, K
KUPHAL, E
JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 205 - 208
[29] Achieving High Performance Oxide TFT-Based Inverters by Use of Dual-Gate Configurations With Floating and Biased Secondary Gates
Seok, Man Ju
Mativenga, Mallory
Geng, Di
Jang, Jin
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3787 - 3793
[30] Drain bias and position dependent performance degradation of dual-gate poly-Si TFTs with undoped region offsets
Hsu, Chih-Chieh
Chen, Po-Tsung
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (06)

← 1 2 3 4 5 →