Statistical Analysis and Modeling of Random Telegraph Noise Based on Gate Delay Measurement

被引:7
|
作者
Islam, A. K. M. Mahfuzul [1 ]
Nakai, Tatsuya [2 ]
Onodera, Hidetoshi [2 ,3 ]
机构
[1] Univ Tokyo, Inst Ind Sci, Tokyo 1538505, Japan
[2] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
[3] JST, CREST, Tokyo 1020076, Japan
关键词
MOSFET; random telegraph noise; reconfigurable ring oscillator; integrated circuit; digital circuit; threshold voltage; variation; VARIABILITY;
D O I
10.1109/TSM.2017.2715168
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We propose a characterization methodology for random telegraph noise (RTN) based on gate delay measurement. To convert delay change to MOSFET threshold voltage fluctuation, Delta V-T, a topology-reconfigurable ring oscillator is utilized. We discuss the issue of detecting RTN-induced discrete fluctuations in the delay and develop a kernel density-based method to detect the fluctuations. Characterization results of several RTN properties from a test chip fabricated in a 65 nm bulk process are presented. Particular focus is given on the suitable distribution to present RTN-induced overall Delta V-T distribution and its gate area dependency. The results show that lognormal distribution is better at representing the total Delta V-T distribution. RTN-induced delay fluctuation of 40% has been observed for a single gate under weak inversion operation. Local process variation and RTN amplitude are found to be uncorrelated. The proposed methodology is thus suitable for characterizing RTN of devices operating under switching condition.
引用
收藏
页码:216 / 226
页数:11
相关论文
共 50 条
  • [31] Random Telegraph Signal noise SPICE modeling for circuit simulators
    Leyris, C.
    Pilorget, S.
    Marin, M.
    Minondo, M.
    Jaouen, H.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 187 - 190
  • [32] Application of a Statistical Compact Model for Random Telegraph Noise to Scaled-SRAM Vmin Analysis
    Tanizawa, M.
    Ohbayashi, S.
    Okagaki, T.
    Sonoda, K.
    Eikyu, K.
    Hirano, Y.
    Ishikawa, K.
    Tsuchiya, O.
    Inoue, Y.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 95 - 96
  • [33] Analysis and modeling for random telegraph noise of GIDL current in saddle MOSFET for DRAM application
    Moon, Dyukyoung
    Lee, Hyunseul
    Shin, Changhwan
    Shin, Hyungcheol
    IEICE ELECTRONICS EXPRESS, 2014, 11 (13):
  • [34] Statistical gate-delay modeling with copulas
    Schneider, Walter
    MICROELECTRONICS JOURNAL, 2021, 107
  • [35] Enhanced statistical detection of random telegraph noise in frequency and time domain
    Gauthier, Owen
    Haendler, Sebastien
    Scheer, Patrick
    Vernhet, Alexandre
    Rafhay, Quentin
    Theodorou, Christoforos
    SOLID-STATE ELECTRONICS, 2022, 194
  • [36] Measurement and analysis methods for random telegraph signals
    Çelik-Butler, Z
    ADVANCED EXPERIMENTAL METHODS FOR NOISE RESEARCH IN NANOSCALE ELECTRONIC DEVICES, 2004, 151 : 219 - 226
  • [37] A New Methodology for Two-Level Random-Telegraph-Noise Identification and Statistical Analysis
    Chimenton, Andrea
    Zambelli, Cristian
    Olivo, Piero
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 612 - 614
  • [38] Random telegraph noise modulation by switching bias in floating gate memory devices
    Fantini, Paolo
    Calderoni, Alessandro
    Marinoni, Andrea
    NOISE AND FLUCTUATIONS, 2007, 922 : 119 - +
  • [39] Random telegraph noise and resistance switching analysis of oxide based resistive memory
    Choi, Shinhyun
    Yang, Yuchao
    Lu, Wei
    NANOSCALE, 2014, 6 (01) : 400 - 404
  • [40] IMPACTS OF RANDOM TELEGRAPH NOISE (RTN) ON THE ENERGY DELAY TRADEOFFS OF LOGIC CIRCUITS
    Zhang, Yang
    Jiang, Xiaobo
    Wang, Junyao
    Guo, Shaofeng
    Fang, Yichen
    Wang, Runsheng
    Luo, Mulong
    Huang, Ru
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,