A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus

被引：0

作者：

Cheng, Kuang-Chin ^{[1
]}

Jou, Jing-Yang ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan

来源：

2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM | 2008年

关键词：

D O I：

10.1109/VDAT.2008.4542440

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a bus encoding approach including related code generation algorithm for global data busses is developed to produce area-efficient crosstalk-avoidance (CA) codes with considering low-power requirements. Proposed codes are codes with memory using overlapping boundary strategy. The probabilistic distribution of input data could be included to reduce the power consumption. The performance improvement of CA codes is nearly 2x for heavily coupled busses based on theoretical analysis. As compared to uncoded datawords, proposed codes show 12% to 38% energy-reduction on bus for an equi-probable 32-bit bus design.

引用

下载

页码：172 / 175

页数：4

共 50 条

[41] Fast and Accurate Code Placement of Embedded Software for Hybrid On-chip Memory Architecture
Zhou, Zimeng
Ju, Lei
Jia, Zhiping
Li, Xin
2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), 2014, : 1008 - 1015
[42] An On-Chip Learning, Low-Power Probabilistic Spiking Neural Network with Long-Term Memory
Hsieh, Hung-Yi
Tang, Kea-Tiong
2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, : 5 - 8
[43] Low-Power Code Memory Integrity Verification Using Background Cyclic Redundancy Check Calculator Based on Binary Code Inversion Method
Park, Daejin
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (07)
[44] An 8 GHz First-Order Frequency Synthesizer for Low-Power On-Chip Clock Generation
Saeedi, Saman
Emami-Neyestanak, Azita
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (08) : 1848 - 1860
[45] A new on-chip DGDC voltage down converter for low-power VLSI chip
Hu, HX
Li, YM
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 244 - 247
[46] An adaptive on-chip voltage regulation technique for low-power applications
Dragone, N
Aggarwal, A
Carley, LR
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 20 - 24
[47] A low power adaptive spatio-temporal bus coding for crosstalk avoidance
Liu Y.
Zhong G.-D.
Yang Y.-T.
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2011, 33 (04): : 945 - 950
[48] Compressed On-Chip Framebuffer Cache for Low-Power Display Systems
Baek, Donkyu
Chang, Naehyuck
Shin, Donghwa
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1215 - 1223
[49] On a design of crossroad switches for low-power on-chip communication architectures
Shen, Jih-Sheng
Chang, Kuei-Chung
Chen, Tien-Fu
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 477 - +
[50] A Low-Power SerDes for High-Speed On-Chip Networks
Park, Dongjun
Yoon, Junsub
Kim, Jongsun
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253

← 1 2 3 4 5 →