A HIGH THROUGHPUT PARALLEL AVC/H.264 CONTEXT-BASED ADAPTIVE BINARY ARITHMETIC DECODER

被引:0
|
作者
Liang, Jia-Wei [1 ]
Lin, He-Yuan [1 ]
Lee, Gwo Giun [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Media Syst On A Chip Lab, Tainan 70101, Taiwan
关键词
Parallelization; Viterbi decoder;
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
In this paper, based on the proposed parallelization scheme of binary arithmetic decoding, a parallel AVC/H.264 context-based adaptive binary arithmetic coding (CABAC) decoder with high throughput is proposed. Following the top-down design methodology, algorithm analyzing and data-flow modeling in both high and low granularities are performed to achieve the proposed architecture. According to the analysis for algorithm, the similarity between CABAC decoder and Viterbi decoder is found to extend the degree of parallelism for binary arithmetic decoding. The application of proposed design is specified to support AVC/H.264 High Profile, 4.2 Level, and 1920 1088 resolution at 64 frames per second. By increasing the degree of parallelism of bin decoding, the throughput of the proposed architecture is shown by the experiments to have improved 3.5 times as compared to the sequential bin decoding, and the decoded bin per second can reach 378M at clock speed 108MHz.
引用
收藏
页码:1729 / 1732
页数:4
相关论文
共 50 条
  • [41] Adaptive Temporal Error Concealment Scheme for H.264/AVC Video Decoder
    Xu, Yanling
    Zhou, Yuanhua
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (04) : 1846 - 1851
  • [42] Stream header decoder and context-adaptive variable-length decoder hardware module for H.264/AVC codec
    Pastuszak, Grzegorz
    Wieczorek, Michal
    10TH IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2010), 2010, : 66 - 71
  • [43] A low-power H.264/AVC decoder
    Lin, TA
    Liu, TM
    Lee, CY
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 283 - 286
  • [44] Optimization of memory management for H.264/AVC decoder
    Ji, SH
    Park, JW
    Kim, SD
    8TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1-3: TOWARD THE ERA OF UBIQUITOUS NETWORKS AND SOCIETIES, 2006, : U65 - U68
  • [45] A generalized hypothetical reference decoder for H.264/AVC
    Ribas-Corbera, J
    Chou, PA
    Regunathan, SL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (07) : 674 - 687
  • [46] Design of High Performance Arithmetic Encoder for CABAC in H.264/AVC
    Kim, Yoonsup
    Moon, Jeonhak
    Choi, Wonjoon
    Lee, Seongsoo
    Lee, Seok
    Woo, Dockha
    MINO'09: PROCEEDINGS OF THE 8TH WSEAS INTERNATIONAL CONFERENCE ON MICROELECTRONICS, NANOELECTRONICS, OPTOELECTRONICS: ADVANCES IN MICROELECTRONICS, NANOELECTRONICS AND OPTOELECTRONICS, 2009, : 103 - +
  • [47] Fast coeff_token decoding method and new memory architecture design for an efficient H.264/AVC context-based adaptive variable length coding decoder
    Moon, Yong Ho
    Yoon, Kun Su
    Ha, Seok Wun
    OPTICAL ENGINEERING, 2009, 48 (12)
  • [48] Fast deblocking filter with highly parallel and pipelined architecture for H.264/AVC decoder
    Meng, N.
    Zhang, Q. H.
    IMAGING SCIENCE JOURNAL, 2011, 59 (05): : 274 - 277
  • [49] High-Throughput Reconfigurable Variable Length Coding Decoder for MPEG-2 and AVC/H.264
    Lee, Gwo Giun
    Chen, Chun-Fu
    Xu, Shu-Ming
    Hsiao, Ching-Jui
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (01): : 27 - 40
  • [50] Parallelization of context-based adaptive binary arithmetic coders
    Lin, Jian-Hung
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (10) : 3702 - 3711