A HIGH THROUGHPUT PARALLEL AVC/H.264 CONTEXT-BASED ADAPTIVE BINARY ARITHMETIC DECODER

被引:0
|
作者
Liang, Jia-Wei [1 ]
Lin, He-Yuan [1 ]
Lee, Gwo Giun [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Media Syst On A Chip Lab, Tainan 70101, Taiwan
关键词
Parallelization; Viterbi decoder;
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
In this paper, based on the proposed parallelization scheme of binary arithmetic decoding, a parallel AVC/H.264 context-based adaptive binary arithmetic coding (CABAC) decoder with high throughput is proposed. Following the top-down design methodology, algorithm analyzing and data-flow modeling in both high and low granularities are performed to achieve the proposed architecture. According to the analysis for algorithm, the similarity between CABAC decoder and Viterbi decoder is found to extend the degree of parallelism for binary arithmetic decoding. The application of proposed design is specified to support AVC/H.264 High Profile, 4.2 Level, and 1920 1088 resolution at 64 frames per second. By increasing the degree of parallelism of bin decoding, the throughput of the proposed architecture is shown by the experiments to have improved 3.5 times as compared to the sequential bin decoding, and the decoded bin per second can reach 378M at clock speed 108MHz.
引用
收藏
页码:1729 / 1732
页数:4
相关论文
共 50 条
  • [31] High-Throughput H.264/AVC High-Profile CABAC Decoder for HDTV Applications
    Yang, Yao-Chang
    Guo, Jiun-In
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2009, 19 (09) : 1395 - 1399
  • [32] A hardwired context-based adaptive binary arithmetic encoder for H-264 advanced video coding
    Liu, Po-Sheng
    Chen, Jian-Wen
    Lin, Youn-Long
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 180 - +
  • [34] Workload characterization of the H.264/AVC decoder
    Shih, TT
    Yang, CL
    Tung, YS
    ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2004, PT 2, PROCEEDINGS, 2004, 3332 : 957 - 966
  • [35] A High-Throughput Parallel Hardware Architecture for H.264/AVC CAVLC Encoding
    Shafique, Muhammad
    Tuefek, Adnan Orcun
    Henkel, Joerg
    2011 18TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2011, : 393 - 396
  • [36] Efficient Coordination of Parallel Threads of H.264/AVC Decoder for Performance Improvement
    Jo, Song Hyun
    Jo, Seongmin
    Song, Yong Ho
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (03) : 1963 - 1971
  • [37] A Branch Selection Multi-symbol High Throughput CABAC Decoder Architecture for H.264/AVC
    Lin, Pin-Chih
    Chuang, Tzu-Der
    Chen, Liang-Gee
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 365 - +
  • [38] A Very High Throughput Deblocking Filter for H.264/AVC
    M. Kthiri
    B. Le Gal
    P. Kadionik
    A. Ben Atitallah
    Journal of Signal Processing Systems, 2013, 73 : 189 - 199
  • [39] A Very High Throughput Deblocking Filter for H.264/AVC
    Kthiri, M.
    Le Gal, B.
    Kadionik, P.
    Ben Atitallah, A.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 73 (02): : 189 - 199
  • [40] A 135 MHz 542 k Gates High Throughput H.264/AVC Scalable High Profile Decoder
    Li, Gwo-Long
    Chen, Yu-Chen
    Liao, Yuan-Hsin
    Hsu, Po-Yuan
    Wen, Meng-Hsun
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (04) : 626 - 635