System-level design studies for large rotors

被引:26
|
作者
Zalkind, Daniel S. [1 ]
Ananda, Gavin K. [2 ]
Chetan, Mayank [3 ]
Martin, Dana P. [4 ]
Bay, Christopher J. [5 ]
Johnson, Kathryn E. [4 ,5 ]
Loth, Eric [6 ]
Griffith, D. Todd [3 ]
Selig, Michael S. [2 ]
Pao, Lucy Y. [1 ]
机构
[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA
[2] Univ Illinois, Dept Aerosp Engn, Champaign, IL 61820 USA
[3] Univ Texas Dallas, Dept Mech Engn, Richardson, TX 75080 USA
[4] Colorado Sch Mines, Dept Elect Engn, Golden, CO 80401 USA
[5] Natl Renewable Energy Lab, Natl Wind Technol Ctr, Golden, CO 80401 USA
[6] Univ Virginia, Dept Mech & Aerosp Engn, Charlottesville, VA 22904 USA
关键词
WIND; LOADS;
D O I
10.5194/wes-4-595-2019
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
We examine the effect of rotor design choices on the power capture and structural loading of each major wind turbine component. A harmonic model for structural loading is derived from simulations using the National Renewable Energy Laboratory (NREL) aeroelastic code FAST to reduce computational expense while evaluating design trade-offs for rotors with radii greater than 100 m. Design studies are performed, which focus on blade aerodynamic and structural parameters as well as different hub configurations and nacelle placements atop the tower. The effects of tower design and closed-loop control are also analyzed. Design loads are calculated according to the IEC design standards and used to create a mapping from the harmonic model of the loads and quantify the uncertainty of the transformation. Our design studies highlight both industry trends and innovative designs: we progress from a conventional, upwind, three-bladed rotor to a rotor with longer, more slender blades that is downwind and two-bladed. For a 13 MW design, we show that increasing the blade length by 25 m, while decreasing the induction factor of the rotor, increases annual energy capture by 11% while constraining peak blade loads. A downwind, two-bladed rotor design is analyzed, with a focus on its ability to reduce peak blade loads by 10% per 5 degrees of cone angle and also reduce total blade mass. However, when compared to conventional, three-bladed, upwind designs, the peak main-bearing load of the upscaled, downwind, two-bladed rotor is increased by 280 %. Optimized teeter configurations and individual pitch control can reduce non-rotating damage equivalent loads by 45 % and 22 %, respectively, compared with fixed-hub designs.
引用
收藏
页码:595 / 618
页数:24
相关论文
共 50 条
  • [41] System-level design languages: to C or not to C?
    Prophet, G
    EDN, 1999, 44 (21) : 135 - +
  • [42] HOW TO SPOT A SYSTEM-LEVEL DESIGN TOOL
    PRANG, J
    ELECTRONIC DESIGN, 1993, 41 (25) : 66 - 67
  • [43] MCM CONFERENCE STRESSES SYSTEM-LEVEL DESIGN
    MALINIAK, D
    ELECTRONIC DESIGN, 1992, 40 (07) : 38 - 41
  • [44] System-level design merits a closer look
    Moretti, G
    EDN, 2002, 47 (04) : 43 - +
  • [45] System-level design for electronics packaging and production
    Dishongh, Terry
    Kelly, Patrick J.
    Kelkan, Kanchan M.
    Patankar, Suhas V.
    Advanced Packaging, 1999, 8 (06):
  • [46] System-level design models and implementation techniques
    Lavagno, L
    Sangiovanni-Vincentelli, A
    1998 INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 1998, : 24 - 32
  • [47] Integration of reconfigurable hardware into system-level design
    Buchenrieder, K
    Nageldinger, U
    Pyttel, A
    Sedlmeier, A
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 987 - 996
  • [48] A hybrid approach for system-level design evaluation
    Viehl, Alexander
    Schwarz, Markus
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 165 - +
  • [49] A METHODOLOGY AND DESIGN TOOLS TO SUPPORT SYSTEM-LEVEL VLSI DESIGN
    KUCUKCAKAR, K
    PARKER, AC
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 355 - 369
  • [50] System-level simulation environment for system-on-chip design
    Darmstadt Univ of Technology, Darmstadt, Germany
    Proc Annu IEEE Int ASIC Conf Exhib, (58-62):