Efficient RC low-power bus encoding methods for crosstalk reduction

被引:10
|
作者
Fan, Chih-Peng [1 ]
Fang, Chia-Hao [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 402, Taiwan
关键词
Bus encoding; Crosstalk noise; Coupling activity; Low-power; SCHEME; OPTIMIZATION; ADDRESS;
D O I
10.1016/j.vlsi.2010.08.004
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In on-chip buses, the RC crosstalk effect leads to serious problems, such as wire propagation delay and dynamic power dissipation. This paper presents two efficient bus-coding methods. The proposed methods simultaneously reduce more dynamic power dissipation and wire propagation delay than existing bus encoding methods. Our methods also reduce more total power consumption than other encoding methods. Simulation results show that the proposed method I reduces coupling activity by 26.7-38.2% and switching activity by 3.7%-7% on 8-bit to 32-bit data buses, respectively. The proposed method II reduces coupling activity by 27.5-39.1% and switching activity by 5.3-9% on 8-bit to 32-bit data buses, respectively. Both the proposed methods reduce dynamic power by 23.9-35.3% on 8-bit to 32-bit data buses and total propagation delay by up to 30.7-44.6% on 32-bit data buses, and eliminate the Type-4 coupling. Our methods also reduce total power consumption by 23.6-33.9%, 23.9-34.3%, and 24.1-34.6% on 8-bit to 32-bit data buses with the 0.18, 0.13, and 0.09 mu m technologies, respectively. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:75 / 86
页数:12
相关论文
共 50 条
  • [41] Modified Bus Invert Encoding to Reduce Capacitive Crosstalk, Power and Inductive Noise
    Ahmed, Bulbul
    Saha, Sujan Kumar
    Liu, Jiangjiang
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, : 95 - 100
  • [42] Opcode encoding for low-power instruction fetch
    Kim, S
    Kim, J
    [J]. ELECTRONICS LETTERS, 1999, 35 (13) : 1064 - 1065
  • [43] State encoding for low-power FSMs in FPGA
    Mengibar, L
    Entrena, L
    Lorenz, MG
    Sánchez-Reillo, R
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 31 - 40
  • [44] Bipartitioning and encoding in low-power pipelined circuits
    Ruan, SJ
    Tsai, KL
    Naroska, E
    Lai, FR
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 24 - 32
  • [45] Instruction compression and encoding for low-power systems
    Kadayif, I
    Kandemir, MT
    [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 301 - 305
  • [46] Low-Power Bus Architecture Composition for AMBA AXI
    Na, Sangkwon
    Yang, Sung
    Kyung, Chong-Min
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (02) : 75 - 79
  • [47] Low-power bus transform coding for multilevel signals
    Rokhani, Fakhrul Zaman
    Sobelman, Gerald E.
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1272 - +
  • [48] Bus architecture for low-power VLSI digital circuits
    Cardarilli, GC
    Salmeri, M
    Salsano, A
    Simonelli, O
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 21 - 24
  • [49] Dynamic coding technique for low-power data bus
    Madhu, M
    Murty, VS
    Kamakoti, V
    [J]. ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 252 - 253
  • [50] Broadcast filtering: Snoop energy reduction in shared bus-based low-power MPSoCs
    Chung, Chun-Mok
    Kim, Jihong
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (03) : 196 - 208