Buried channel MOSFET DC SPICE modeling using surface channel models

被引：0
|
作者：
Kulas, M [1 ]
Nathan, A [1 ]
Weale, G [1 ]
机构：
[1] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada
来源：
UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we review the various methods available for modeling DC behaviour of buried channel metal oxide semiconductor transistors in SPICE. A surface channel model is used to predict the buried channel device DC behaviour, and an equivalent circuit using the fitted surface channel model is presented.
引用
收藏
页码：445 / 448
页数：4
相关论文
共 50 条
  • [41] New threshold voltage model for deep-submicron buried channel MOSFET's
    Zhang, Wenliang
    Yang, Zhilian
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 1998, 38 (03): : 24 - 26
  • [42] A HIGH-SPEED BURIED CHANNEL MOSFET ISOLATED BY AN IMPLANTED SILICON DIOXIDE LAYER
    OHWADA, K
    OMURA, Y
    SANO, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (09) : 1084 - 1087
  • [43] Calibration of a pH sensitive buried channel silicon-on-insulator MOSFET for sensor applications
    Ashcroft, B
    Takulapalli, B
    Yang, J
    Laws, GM
    Zhang, HQ
    Tao, NJ
    Lindsay, S
    Gust, D
    Thornton, TJ
    PHYSICA STATUS SOLIDI B-BASIC SOLID STATE PHYSICS, 2004, 241 (10): : 2291 - 2296
  • [44] MOSFET gate dimension dependent drain and source leakage modeling by standard SPICE models
    Panko, Vaclav
    Banas, Stanislav
    Prejda, Dusan
    Dobes, Josef
    SOLID-STATE ELECTRONICS, 2013, 81 : 144 - 150
  • [45] Study of 100 nm channel length asymmetric channel MOSFET by using charge pumping
    Mahapatra, S.
    Ramgopal Rao, V.
    Parikh, C.D.
    Vasi, J.
    Cheng, B.
    Woo, J.C.S.
    Microelectronic Engineering, 1999, 48 (01) : 193 - 196
  • [46] A study of 100 nm channel length asymmetric channel MOSFET by using charge pumping
    Mahapatra, S
    Rao, VR
    Parikh, CD
    Vasi, J
    Cheng, B
    Woo, JCS
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 193 - 196
  • [47] Approaches to nanoscale MOSFET compact modeling using surface potential based models
    Kumar, M. Jagadesh
    Batwani, Himanshu
    Gaur, Mayank
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 62 - 67
  • [48] MOBILITY MODELS FOR THE IV CHARACTERISTICS OF BURIED-CHANNEL MOSFETS
    WU, CY
    HSU, KC
    SOLID-STATE ELECTRONICS, 1985, 28 (09) : 917 - 923
  • [49] ANALYTICAL MODELING OF DEPLETION-MODE MOSFET WITH SHORT-CHANNEL AND NARROW-CHANNEL EFFECTS
    BALLAY, N
    BAYLAC, B
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1981, 128 (06): : 225 - 238
  • [50] Averaged modeling of switched DC-DC converters based on Spice models of semiconductor switches
    Biolek, Dalibor
    Biolkova, Viera
    Kolka, Zdenek
    PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL AND SIGNAL PROCESSING (CSECS'08), 2008, : 162 - +
12345