Low-power filtering via minimum power soft error cancellation

被引:23
|
作者
Choi, Jun Won
Shim, Byonghyo
Singer, Andrew C.
Cho, Nam Ik
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
[2] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea
[3] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
关键词
algorithmic noise tolerance; digital filter; low power; overscaling; soft error; supply voltage scaling;
D O I
10.1109/TSP.2007.896072
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an energy-efficient estimation and detection problem is formulated for low-power digital filtering. Building on the soft digital signal processing technique proposed by Hegde and Shanbhag, which combines algorithmic noise tolerance and voltage scaling to reduce power, the proposed minimum power soft error cancellation (MP-SEC) technique detects, estimates, and corrects transient errors that arise from voltage overscaling. These timing violation-induced errors, called soft errors, can be detected and corrected by exploiting the correlation structure induced by the filtering operation being protected, together with a reduced-precision replica of the protected operation. By exploiting a spacing property of soft errors in certain architectures, NI[P-SEC can achieve up to 30% power savings with no signal-to-noise ratio (SNR) loss and up to 55% power savings with less than 1-dB SNR loss, according to the logic-level simulations performed for an example 25-tap frequency-selective filter.
引用
收藏
页码:5084 / 5096
页数:13
相关论文
共 50 条
  • [1] Low-power filtering via adaptive error-cancellation
    Wang, L
    Shanbhag, NR
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2003, 51 (02) : 575 - 583
  • [2] Low-power adaptive FIR equalizer via soft error cancellation
    Choi, Jun Won
    Singer, Andrew C.
    Cho, Nam Ik
    2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 4103 - 4106
  • [3] Adaptive error-cancellation for low-power digital filtering
    Wang, L
    Shanbhag, NR
    CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1702 - 1706
  • [4] Low-power digital filtering via soft DSP
    Hegde, R
    Shanbhag, NR
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3243 - 3246
  • [5] Low-power signal processing via error-cancellation
    Wang, L
    Shanbhag, NR
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 553 - 562
  • [6] Low-Power Soft Error Hardened Latch
    Alidash, Hossein Karimiyan
    Oklobdzija, Vojin G.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 256 - +
  • [7] Low-Power Soft Error Hardened Latch
    Alidash, Hossein Karimiyan
    Oklobdzija, Vojin G.
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 218 - 226
  • [8] A low-power soft error tolerant latch scheme
    Tajima, Saki
    Shi, Youhua
    Togawa, Nozomu
    Yanagisawa, Masao
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [9] A New Low-Power Soft-Error Tolerant SRAM Cell
    Axelos, Nicholas
    Pekmestzi, Kiamal
    Moschopoulos, Nikolaos
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 399 - 404
  • [10] Integrating scan design and soft error correction in low-power applications
    Imhof, Michael E.
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 59 - 64