High aspect ratio silicon structures by Displacement Talbot lithography and Bosch etching

被引:20
|
作者
Jefimovs, Konstantins [1 ,2 ,3 ]
Romano, Lucia [1 ,2 ,3 ,4 ,5 ]
Vila-Comamala, Joan [1 ,2 ,3 ]
Kagias, Matias [1 ,2 ,3 ]
Wang, Zhentian [1 ,2 ,3 ]
Wang, Li [6 ]
Dais, Christian [6 ]
Solak, Harun [6 ]
Stampanoni, Marco [1 ,2 ,3 ]
机构
[1] Paul Scherrer Inst, Swiss Light Source, CH-5232 Villigen, Switzerland
[2] Univ Zurich, Inst Biomed Engn, CH-8092 Zurich, Switzerland
[3] ETH, CH-8092 Zurich, Switzerland
[4] Univ Catania, Dept Phys, 64 Via S Sofia, Catania, Italy
[5] Univ Catania, CNR IMM, 64 Via S Sofia, Catania, Italy
[6] Eulitha AG, CH-5416 Kirchdorf, Switzerland
来源
ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIV | 2017年 / 10146卷
关键词
Displacement Talbot lithography; high aspect ratio; silicon etching; Bosch process; x-ray interferometry; MASKS;
D O I
10.1117/12.2258007
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Despite the fact that the resolution of conventional contact/proximity lithography can reach feature sizes down to similar to 0.5-0.6 micrometers, the accurate control of the linewidth and uniformity becomes already very challenging for gratings with periods in the range of 1-2 mu m. This is particularly relevant for the exposure of large areas and wafers thinner than 300 mu m. If the wafer or mask surface is not fully flat due to any kind of defects, such as bowing/warpage or remaining topography of the surface in case of overlay exposures, noticeable linewidth variations or complete failure of lithography step will occur. We utilized the newly developed Displacement Talbot lithography to pattern gratings with equal lines and spaces and periods in the range of 1.0 to 2.4 mu m. The exposures in this lithography process do not require contact between the mask and the wafer, which makes it essentially insensitive to surface planarity and enables exposures with very high linewidth uniformity on thin and even slightly deformed wafers. We demonstrated pattern transfer of such exposures into Si substrates by reactive ion etching using the Bosch process. An etching depth of 30 mu m or more for the whole range of periods was achieved, which corresponds to very high aspect ratios up to 60:1. The application of the fabricated gratings in phase contrast x-ray imaging is presented.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] High aspect ratio Bosch etching of sub-0.25 μm trenches for hyperintegration applications
    Wang, Xiaodong
    Zeng, Wanxue
    Lu, Guoping
    Russo, Onofrio L.
    Eisenbraun, Eric
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2007, 25 (04): : 1376 - 1381
  • [22] DIRECT ETCHING OF HIGH ASPECT RATIO STRUCTURES THROUGH A STENCIL
    Villanueva, G.
    Vazquez-Mena, O.
    Hibert, C.
    Brugger, J.
    IEEE 22ND INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2009), 2009, : 144 - 147
  • [23] High rotational symmetry photonic structures fabricated with multiple exposure Displacement Talbot Lithography
    Dais, Christian
    Clube, Francis
    Wang, Li
    Solak, Harun H.
    MICROELECTRONIC ENGINEERING, 2017, 177 : 9 - 12
  • [24] Lateral etching and filling of high aspect ratio nanometer-size cavities for silicon device structures
    King, CA
    Kim, YO
    Ng, KK
    APPLIED PHYSICS LETTERS, 1998, 73 (20) : 2947 - 2949
  • [25] Fabrication of high aspect ratio structures in silicon independent of crystal orientation using metal assisted etching
    Booker, Katherine
    Rahman, Shakir
    Stocks, Matthew
    Blakers, Andrew
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (06)
  • [26] ViPER: simulation software for high aspect ratio plasma etching of silicon
    Ishchuk, Valentyn
    Volland, Burkhard E.
    Rangelow, Ivo W.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2014, 20 (10-11): : 1791 - 1796
  • [27] ViPER: simulation software for high aspect ratio plasma etching of silicon
    Valentyn Ishchuk
    Burkhard E. Volland
    Ivo W. Rangelow
    Microsystem Technologies, 2014, 20 : 1791 - 1796
  • [28] Silicon macroporous arrays with high aspect ratio prepared by ICP etching
    Wang, Guozheng
    Yang, Bingchen
    Wang, Ji
    Yang, Jikai
    Duanmu, Qingduo
    FOURTH SEMINAR ON NOVEL OPTOELECTRONIC DETECTION TECHNOLOGY AND APPLICATION, 2018, 10697
  • [29] ETCHING HIGH-ASPECT-RATIO (110) SILICON GROOVES IN CSOH
    YAO, SM
    HESKETH, PJ
    MACRANDER, AT
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (02) : L23 - L25
  • [30] High aspect ratio via etching conditions for deep trench of silicon
    Park, WJ
    Kim, JH
    Cho, SM
    Yoon, SG
    Suh, SJ
    Yoon, DH
    SURFACE & COATINGS TECHNOLOGY, 2003, 171 (1-3): : 290 - 295