High aspect ratio Bosch etching of sub-0.25 μm trenches for hyperintegration applications

被引:27
|
作者
Wang, Xiaodong
Zeng, Wanxue
Lu, Guoping
Russo, Onofrio L.
Eisenbraun, Eric
机构
[1] SUNY Albany, Coll Nanoscale Sci & Engn, Albany, NY 12203 USA
[2] Nantong Univ, Coll Elect Engn, Jiangsu 226007, Peoples R China
[3] New Jersey Inst Technol, Dept Phys, Newark, NJ 07102 USA
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2007年 / 25卷 / 04期
关键词
D O I
10.1116/1.2756554
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The ability to predict and optimize the effects of the process parameters during silicon dry etching is vital for the fabrication of emerging hyperintegration technologies, as well as many microclectromechanical systems and integrated circuit devices. This article outlines the establishment of reactive ion etching protocols for fabrication of high aspect ratio trenches with minimum scalloping and undercut, employing the Bosch process. High aspect ratio submicron trench array patterns were transferred into silicon substrates using a Unaxis Versalock deep reactive ion etch tool equipped with a time multiplexed plasma etch/passivation cycle scheme which uses an inductively coupled plasma etcher. Through careful optimization of Bosch etch process conditions, successful etching of high aspect ratio (20:1) 170 nm trench features was achieved. (c) 2007 American Vacuum Society.
引用
收藏
页码:1376 / 1381
页数:6
相关论文
共 50 条
  • [1] High aspect ratio silicon trench etching for sub-0.25 μm device applications
    Ranade, RM
    Mathad, GS
    PLASMA ETCHING PROCESSES FOR SUB-QUARTER MICRON DEVICES, PROCEEDINGS, 2000, 99 (30): : 193 - 199
  • [2] A mass transfer model for the pulse plating of copper into high aspect ratio sub-0.25μm trenches
    Varadarajan, D
    Lee, CY
    Duquette, DJ
    Gill, WN
    ELECTROCHEMICAL PROCESSING IN ULSI FABRICATION AND SEMICONDUCTOR/METAL DEPOSITION II, PROCEEDINGS, 1999, 99 (09): : 61 - 70
  • [3] A tertiary current distribution model for the pulse plating of copper into high aspect ratio sub-0.25 μm trenches
    Varadarajan, D
    Lee, CY
    Krishnamoorthy, A
    Duquette, DJ
    Gill, WN
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (09) : 3382 - 3392
  • [4] Etching high aspect ratio silicon trenches
    Panda, S
    Ranade, R
    Mathad, GS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2003, 150 (10) : G612 - G616
  • [5] Etching high aspect ratio silicon trenches
    Panda, S
    Ranade, R
    Mathad, GS
    PLASMA PROCESSING XIV, 2002, 2002 (17): : 210 - 217
  • [6] CMP applications for sub-0.25μm process technologies
    Pramanik, D
    Weling, M
    Lin, XW
    CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING, 1998, 98 (07): : 1 - 8
  • [7] Deep reactive ion etching of sub-micrometer trenches with ultra high aspect ratio
    Parasuraman, Jayalakshmi
    Summanwar, Anand
    Marty, Frederic
    Basset, Philippe
    Angelescu, Dan E.
    Bourouina, Tank
    MICROELECTRONIC ENGINEERING, 2014, 113 : 35 - 39
  • [8] Characterization of polysilicon resistors in sub-0.25μm CMOS ULSI applications
    Liu, WC
    Thei, KB
    Chuang, HM
    Lin, KW
    Cheng, CC
    Ho, YS
    Su, CW
    Wong, SC
    Lin, CH
    Diaz, CH
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (07) : 318 - 320
  • [9] SOI technology for sub-0.25 μm CMOS
    Maszara, W.P.
    Electron Technology (Warsaw), 1999, 32 (01): : 16 - 20
  • [10] Silicide contacts for sub-0.25 μm devices
    Chen, LJ
    Cheng, SL
    Chang, SM
    Peng, YC
    Huang, HY
    Cheng, LW
    ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 123 - 134