Plasma Implantation Technology for Upcoming Ultra Shallow and Highly Doped Fully Depleted Silicon On Insulator Transistors

被引:0
|
作者
Gonzatti, Frederic [1 ]
Milesi, Frederic [1 ]
Delaye, Vincent [1 ]
Duchaine, Julian [2 ]
Torregrosa, Frank [2 ]
Etienne, Hasnaa [2 ]
Yckache, Karim [1 ]
机构
[1] CEA LETI MINATEC, 17 Rue Martyrs, F-38054 Grenoble 9, France
[2] ZI Peynier Rousset, Iron Beam Serv, F-13790 Peynier, France
来源
关键词
implantation; plasma; silicon; epitaxy; BORON; SI;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To face the continuous dimensions downscaling for upcoming semiconductor devices, we have investigated a plasma immersion ion implantation way and have compared the results to a conventional one. This new implantation method allows, in particular, high and thin doping concentration to field source and drain requirements for 32 nm node and below. In addition to this key step, a silicon selective epitaxy growth has been performed. Thus, n-type and p-type ion implantations have been carried out on thin blanket SOI substrates in Pulsion (R) plasma ion implantation tool manufactured by Ion Beam Services, with AsH3, BF3 or B2H6 precursors. Then a recrystallization annealing followed by silicon selective epitaxial growth has been performed in a reduced pressure chemical vapor deposition tool. Regarding n-type implantation we observed a poly-silicon growth in areas where the top silicon has been amorphous down to the buried oxide and a mono-silicon growth for areas where the top silicon has not been completely amorphous. Indeed, in this case recrystallization annealing was not sufficient to allow lengthwise solid phase epitaxy growth whereas there were no difficulties for axial one. Regarding p-type implantations no epitaxial growths have been observed at all. This lack of growth cannot be explained by a complete silicon amorphization which would have led to a growth of poly-silicon like for n-type implantation. According to our first results this growth vacancy could be explained by the very high boron atoms concentration on the substrate surface. The latter being resistant to HF-last cleaning could thus block silicon nucleation. However some rinsing processes, more or less aggressive, have been tested to remove this boron silicon alloy layer. Among these different tests, hydrochloric or plasma etching have provided, in some specific cases, promising results allowing an epitaxial silicon growth.
引用
收藏
页码:27 / +
页数:2
相关论文
共 50 条
  • [1] Large Injection Velocities in Highly Scaled, Fully Depleted Silicon on Insulator Transistors
    Liao, Yu-Hung
    Aabrar, Khandker Akif
    Chakraborty, Wriddhi
    Li, Wenshen
    Datta, Suman
    Salahuddin, Sayeef
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (02) : 184 - 187
  • [2] HIGH-PERFORMANCE FULLY DEPLETED SILICON-ON-INSULATOR TRANSISTORS
    MACELWEE, TW
    CALDER, ID
    BRUCE, RA
    SHEPHERD, FR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (06) : 1444 - 1451
  • [3] RF filters in SiGeBiCMOS technology and fully depleted silicon-on-insulator CMOS technology
    Mbuko, O
    Orlando, P
    Axtell, H
    Cerny, C
    Creech, G
    Friddell, T
    James, T
    Kormanyos, B
    Mattamana, A
    Neidhard, R
    Nykiel, E
    Patel, VJ
    Selke, D
    Quach, T
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 163 - +
  • [4] Persistent Floating-Body Effects in Fully Depleted Silicon-on-Insulator Transistors
    Park, Hyungjin
    Colinge, Jean-Pierre
    Cristoloveanu, Sorin
    Bawedin, Maryline
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2020, 217 (09):
  • [5] Low-power-consumption fully depleted silicon-on-insulator technology
    Sugii, Nobuyuki
    MICROELECTRONIC ENGINEERING, 2015, 132 : 226 - 235
  • [6] Study and Reduction of Variability in 28 nm Fully Depleted Silicon on Insulator Technology
    Wei, Zhaopeng
    Jacquemod, Gilles
    Lorenzini, Philippe
    Hameau, Frederic
    de Foucauld, Emeric
    Leduc, Yves
    JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (01) : 64 - 73
  • [7] X-Band Receiver Module in Fully Depleted Silicon On Insulator Technology
    Mattamana, A.
    Groves, K.
    Orlando, P.
    Patel, V. J.
    Quach, T.
    Watson, P.
    Johnson, L.
    Wyatt, P.
    Chen, C. L.
    Chen, C. K.
    Drangmeister, R.
    Keast, C.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [8] Gadolinium oxide coated fully depleted silicon-on-insulator transistors for thermal neutron dosimetry
    Vitale, Steven A.
    Gouker, Pascale M.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 721 : 45 - 49
  • [9] Supercoupling effect in short-channel ultrathin fully depleted silicon-on-insulator transistors
    Navarro, C.
    Bawedin, M.
    Andrieu, F.
    Sagnes, B.
    Martinez, F.
    Cristoloveanu, S.
    JOURNAL OF APPLIED PHYSICS, 2015, 118 (18)
  • [10] Improved Split CV Mobility Extraction in 28 nm Fully Depleted Silicon on Insulator Transistors
    Morelle, Alban
    Vandermolen, Eric
    Kilchytska, Valeriya
    Raskin, Jean-Pierre
    Flandre, Denis
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (05) : 661 - 664