Minimizing Interference through Application Mapping in Multi-Level Buffer Caches

被引:0
|
作者
Patrick, Christina M. [1 ]
Voshell, Nicholas [1 ]
Kandemir, Mahmut [1 ]
机构
[1] Penn State Univ, University Pk, PA 16802 USA
关键词
MEMORY BEHAVIOR; MISS EQUATIONS; PERFORMANCE; IMPLEMENTATION; PREDICTION; FRAMEWORK; MODEL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we study the impact of cache sharing on co-mapped applications in multi-level buffer cache hierarchies. When the number of applications exceeds the number of resources, resource sharing is inevitable. However, unless applications are co-mapped carefully, destructive interference may cause applications to thrash and spend most of their time paging data to and from disks. We propose two novel models which predict the performance of an application in the presence of other applications and an algorithm which uses the output of these models to perform application-to-node mapping in a multi-level buffer cache hierarchy. Our models use the reuse distances of the application reference streams and their respective I/O rates. This information can be obtained either online or offline. Our main advantage is that we do not require profile information of all application pairs to predict their interferences. The goal of this mapping is to minimize destructive interference during execution. We validate the effectiveness of our models and mapping scheme using several I/O-intensive applications, and found that the error in prediction of our two models is only 3.9% and 2.7% respectively, on average. Further, using our approach, we were effectively able to co-map applications to maximize the performance of the buffer cache hierarchy by 43.6% and 56.8% on average over the median and worst mappings respectively in the entire I/O stack.
引用
收藏
页码:44 / 55
页数:12
相关论文
共 50 条
  • [1] Multi-Level Packet Processing Caches
    Tanaka, Kyosuke
    Yamaki, Hayato
    Miwa, Shinobu
    Honda, Hiroki
    [J]. 2019 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS 22), 2019,
  • [2] RaceR: A Thread Mapping Algorithm for Race Reduction in Multi-Level Shared Caches
    Sahneh, Pezhman Shojaa
    Sarihi, Amin
    Warburton, Benjamin
    Patooghy, Ahmad
    [J]. 2019 27TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP), 2019, : 228 - 232
  • [3] Constructive Interference through Symbol Level Precoding for Multi-level Modulation
    Alodeh, Maha
    Chatzinotas, Symeon
    Ottersten, Bjorn
    [J]. 2015 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2015,
  • [4] Multi-level mapping and its application in fuzzy sensors
    Han, JF
    Luo, WG
    Hong, WX
    [J]. ISTM/99: 3RD INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, 1999, : 215 - 218
  • [5] A Multi-Level Interference Mapping Technique for Resource Management in Cellular Networks
    Ebrahim, Aysha
    Alsusa, Emad
    [J]. 2015 IEEE 81ST VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2015,
  • [6] ULC: A file block placement and replacement protocol to effectively exploit hierarchical locality in multi-level buffer caches
    Jiang, S
    Zhang, XD
    [J]. 24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, 2004, : 168 - 177
  • [7] Buffer coding for asymmetric multi-level memory
    Bohossian, Vasken
    Jiang, Anxiao
    Bruck, Jehoshua
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7, 2007, : 1186 - 1190
  • [8] The multi-queue replacement algorithm for second level buffer caches
    Zhou, YY
    Philbin, JF
    Li, K
    [J]. USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, 2001, : 91 - 104
  • [9] ON THE MAPPING PROBLEM FOR MULTI-LEVEL SYSTEMS
    ZIAVRAS, SG
    [J]. PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 399 - 408
  • [10] Efficient analytical modelling of multi-level set-associative caches
    Harper, JS
    Kerbyson, DJ
    Nudd, GR
    [J]. HIGH-PERFORMANCE COMPUTING AND NETWORKING, PROCEEDINGS, 1999, 1593 : 473 - 482