Buffer coding for asymmetric multi-level memory

被引:14
|
作者
Bohossian, Vasken [1 ]
Jiang, Anxiao
Bruck, Jehoshua [1 ]
机构
[1] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA
关键词
D O I
10.1109/ISIT.2007.4557384
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Certain storage media such as flash memories use write-asymmetric, multi-level storage elements. In such media, data is stored in a multi-level memory cell the contents of which can only be increased, or reset. The reset operation is expensive and should be delayed as much as possible. Mathematically, we consider the problem of writing a binary sequence into write-asymmetric q-ary cells, while recording the last r bits written. We want to maximize t, the number of possible writes, before a reset is needed. We introduce the term Buffer Code, to describe the solution to this problem. A buffer code is a code that remembers the r most recent values of a variable. We present the construction of a single-cell (n = 1) buffer code that can store a binary (l = 2) variable with t = [q/2(r-1)] + r - 2 and a universal upper bound to the number of rewrites t at a single-cell buffer code can have: t <= [q-1/l(r)-1].r+[log(l){(q-1)mod(l(r)-1)]+1}]. We also show a binary buffer code with arbitrary n, q, r, namely, the code uses n q-ary cells to remember the r most recent values of one binary variable. The code can rewrite the variable t = (q - 1) (n - 2r + 1) + r - 1 times, which is asymptotically optimal in q and n. We then extend the code construction for the case r = 2, and obtain a code that can rewrite the variable t = (q - 1) (n - 2) + 1 times. When q = 2, the code is strictly optimal.
引用
收藏
页码:1186 / 1190
页数:5
相关论文
共 50 条
  • [1] Asymmetric multi-level diversity coding
    Mohajer, Soheil
    Tian, Chao
    Diggavi, Suhas N.
    [J]. DCC: 2008 DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2008, : 412 - +
  • [2] Performance comparison of multi-level coding schemes for NAND flash memory
    [J]. Oh, Jieun (jieunoh@kaist.ac.kr), 2018, Institute of Electronics Engineers of Korea (07):
  • [3] Multi-level dirty paper coding
    Chung, Sae-Young
    [J]. IEEE COMMUNICATIONS LETTERS, 2008, 12 (06) : 456 - 458
  • [4] Memory Copies in Multi-Level Memory Systems
    de Langen, Pepijn
    Juurlink, Ben
    [J]. 2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 281 - 286
  • [5] Novel Multi-Level Coding and Architecture Enabling Fast Random Access for Flash Memory
    Shibata, Noboru
    Uchikawa, Hironori
    Shibuya, Taira
    Inoue, Hirofumi
    [J]. 2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,
  • [6] Adaptive Multi-level Block Truncation Coding for Frame Memory Reduction in LCD Overdrive
    Wang, Jun
    Chong, Jong-Wha
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) : 1130 - 1136
  • [7] Multi-level analysis of memory dissociations
    Wang, HB
    Zhang, JJ
    [J]. PROCEEDINGS OF THE EIGHTEENTH ANNUAL CONFERENCE OF THE COGNITIVE SCIENCE SOCIETY, 1996, : 702 - 707
  • [8] A multi-level static memory cell
    Häfliger, R
    Riis, HK
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 25 - 28
  • [9] Optimisation of multi-level block truncation coding
    Chan, KW
    Chan, KL
    [J]. SIGNAL PROCESSING-IMAGE COMMUNICATION, 2001, 16 (05) : 445 - 459
  • [10] Multi-level buffer block planning and buffer insertion for large design circuits
    Jahanian, Ali
    Zamani, Morteza Saheb
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 411 - +