Minimizing Interference through Application Mapping in Multi-Level Buffer Caches

被引:0
|
作者
Patrick, Christina M. [1 ]
Voshell, Nicholas [1 ]
Kandemir, Mahmut [1 ]
机构
[1] Penn State Univ, University Pk, PA 16802 USA
关键词
MEMORY BEHAVIOR; MISS EQUATIONS; PERFORMANCE; IMPLEMENTATION; PREDICTION; FRAMEWORK; MODEL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we study the impact of cache sharing on co-mapped applications in multi-level buffer cache hierarchies. When the number of applications exceeds the number of resources, resource sharing is inevitable. However, unless applications are co-mapped carefully, destructive interference may cause applications to thrash and spend most of their time paging data to and from disks. We propose two novel models which predict the performance of an application in the presence of other applications and an algorithm which uses the output of these models to perform application-to-node mapping in a multi-level buffer cache hierarchy. Our models use the reuse distances of the application reference streams and their respective I/O rates. This information can be obtained either online or offline. Our main advantage is that we do not require profile information of all application pairs to predict their interferences. The goal of this mapping is to minimize destructive interference during execution. We validate the effectiveness of our models and mapping scheme using several I/O-intensive applications, and found that the error in prediction of our two models is only 3.9% and 2.7% respectively, on average. Further, using our approach, we were effectively able to co-map applications to maximize the performance of the buffer cache hierarchy by 43.6% and 56.8% on average over the median and worst mappings respectively in the entire I/O stack.
引用
收藏
页码:44 / 55
页数:12
相关论文
共 50 条
  • [41] Research of Real-time Data Warehouse Storage Strategy Based on Multi-level Caches
    Shao YiChuan
    Yao, Xingjia
    [J]. INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE, 2012, 25 : 2315 - 2321
  • [42] WCET analysis of multi-level non-inclusive set-associative instruction caches
    Hardy, Damien
    Puaut, Isabelle
    [J]. RTSS: 2008 REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2008, : 456 - 466
  • [43] Leakage power optimization techniques for ultra deep sub-micron multi-level caches
    Kim, NS
    Blaauw, D
    Mudge, T
    [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 627 - 632
  • [44] Design and Integration of Hierarchical-Placement Multi-level Caches for Real-Time Systems
    Benedicte, Pedro
    Hernandez, Caries
    Abella, Jaume
    Cazorla, Francisco J.
    [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 455 - 460
  • [45] An adaptive write error detection technique in on-chip caches of multi-level caching systems
    Kim, S
    Somani, AK
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1999, 22 (09) : 561 - 570
  • [46] Multi-level and multi-object evaluation on ERP application
    Zhan, Pei-Zhi
    Liao, Wen-He
    [J]. Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2004, 10 (02): : 144 - 147
  • [47] Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory
    Hu, Jingtong
    He, Yi
    Zhuge, Qingfeng
    Sha, Edwin H. -M.
    Xue, Chun Jason
    Zhao, Yingchao
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 389 - 399
  • [48] The multi-level mapping sequential Gaussian Approximation for MIMO detection
    Wang, Fan
    Zhao, Wei
    Xiong, Yong
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-4, 2006, : 98 - +
  • [49] Multi-Level Mapping of Nanocomputer Architectures Based on Hardware Reuse
    Yakymets, Nataliya
    O'Connor, Ian
    Jabeur, Kotb
    Le Beux, Sebastien
    [J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2015, 5 (01) : 88 - 97
  • [50] Adaptive Synchronization Control with Multi-level Buffer in Wireless Multimedia Sensor Networks
    Zhao, Guotao
    Ma, Huadong
    Sun, Yan
    Luo, Hong
    Liu, Liang
    [J]. 2012 IEEE 8TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (DCOSS), 2012, : 50 - 57