Mapping a pipelined data path onto a network-on-chip

被引:1
|
作者
Kubisch, Stephan [1 ]
Cornelius, Claas [1 ]
Hecht, Ronald [1 ]
Timmermarm, Dirk [1 ]
机构
[1] Univ Rostock, Inst Appl Microelect & Comp Engn, D-18051 Rostock, Germany
关键词
network-on-chip; system-on-chip; quality-of-service; application-specific; FPGA;
D O I
10.1109/SIES.2007.4297333
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
During the last years, Networks-on-Chip (NoCs) have become a true alternative for the design of complex integrated Systems-on-Chip (SoC). Much effort has been spent for research on functionalities, mechanisms, and Quality-of-Service (QoS) features in NoCs. Hence, a broad and multi-faceted design space exists but leaves open, which mechanisms and design paradigms actually tip the scales for the chosen application domain. In this paper, we discuss the level of QoS needed in a specific NoC for a packet processing application. This is done in the light of preliminary investigations for the redesign of an existing packet processing system because that system's current architecture exhibits drawbacks regarding performance and further scalability. Therefore, we considered to take advantage of an NoC communication architecture. A simple NoC was developed, which knowingly omits sophisticated QoS mechanisms. Relying on the lessons, which have learned from the history and development of the Internet, we argue that a simple and plain NoC suffices for applications as the one discussed.
引用
收藏
页码:178 / 185
页数:8
相关论文
共 50 条
  • [21] A novel two-phase heuristic for application mapping onto mesh-based Network-on-Chip
    Wang, Xinyu
    Liu, Haikuo
    Yu, Zhigang
    Shen, Kele
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (03):
  • [22] Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization
    Sahu, Pradip Kumar
    Shah, Tapan
    Manna, Kanchan
    Chattopadhyay, Santanu
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 300 - 312
  • [23] Low-latency Mapping Algorithm for Network-on-Chip
    Cao, Qinping
    Qin, Huabiao
    Chen, Wu
    Yi, Sijun
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
  • [24] Statistical estimation and evaluation for communication mapping in Network-on-Chip
    Jing, Naifeng
    He, Weifeng
    Zhu, Yongxin
    Mao, Zhigang
    [J]. INTEGRATION-THE VLSI JOURNAL, 2010, 43 (02) : 220 - 229
  • [25] ON DESIGN AND APPLICATION MAPPING OF A NETWORK-ON-CHIP (NOC) ARCHITECTURE
    Bahn, Jun Ho
    Lee, Seung Eun
    Yang, Yoon Seok
    Yang, Jungsook
    Bagherzadeh, Nader
    [J]. PARALLEL PROCESSING LETTERS, 2008, 18 (02) : 239 - 255
  • [26] CGMAP: a new approach to Network-on-Chip mapping problem
    Moein-darbari, Fahime
    Khademzade, Ahmad
    Gharooni-fard, Golnar
    [J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (01): : 27 - 34
  • [27] A survey on application mapping strategies for Network-on-Chip design
    Sahu, Pradip Kumar
    Chattopadhyay, Santanu
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (01) : 60 - 76
  • [28] Dynamic Application Mapping Algorithm for Wireless Network-on-Chip
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Danella
    Safaei, Farshad
    Wang, Xiaohang
    Ebrahimi, Masoumeh
    [J]. 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 421 - 424
  • [29] An improved tabu search algorithm for network-on-chip mapping
    School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China
    不详
    不详
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2008, 2 (155-160):
  • [30] PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping
    Bayar, Salih
    Yurdakul, Arda
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2116 - 2127