CMOS built-in test architecture for high-speed jitter measurement

被引：0

作者：

Lin, HC ^{[1
]}

Taylor, K ^{[1
]}

Chong, A ^{[1
]}

Chan, E ^{[1
]}

Soma, M ^{[1
]}

Haggag, H ^{[1
]}

Huard, J ^{[1
]}

Braatz, J ^{[1
]}

机构：

[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA

来源：

INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A BIST method measures accumulated jitter over N periods and requires no external references. Simulation using a 0.25um process shows a 625MHz-1GHz input range with resolution of 76ps RMS jitter occupying 0.0575mm(2) area.

引用

页码：67 / 76

页数：10

共 50 条

[1] Special issue on BIT CMOS built-in test architecture for high-speed jitter measurement
Taylor, KA
Nelson, B
Chong, A
Lin, H
Chan, E
Soma, M
Haggag, H
Huard, J
Braatz, J
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 975 - 987
[2] A Built-In Self-Test Circuit for Jitter Tolerance Measurement in High-Speed Wireline Receivers
Park, Myeong-Jae
Kim, Jaeha
2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
[3] Highly configurable programmable built-in self test architecture for high-speed memories
Bayraktaroglu, I
Caty, O
Wong, YK
23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 21 - 26
[4] A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry
Kiamilev, FE
Krishnamoorthy, AV
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1999, 5 (02) : 287 - 295
[5] High-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry
Kiamilev, Fouad E.
Krishnamoorthy, Ashok V.
IEEE Journal on Selected Topics in Quantum Electronics, 5 (02): : 287 - 295
[6] Built-in test with modified-booth high-speed pipelined multipliers and dividers
Lo, HY
Lin, HF
Chen, CY
Liu, JS
Liu, CC
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (03): : 245 - 269
[7] Built-in Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers
Hao-Yung Lo
Hsiu-Feng Lin
Chichyang Chen
Jenshiuh Liu
Chia-Cheng Liu
Journal of Electronic Testing, 2003, 19 : 245 - 269
[8] Effects of random jitter on high-speed CMOS oscillators
Chen, YQ
Koneru, S
Lee, E
Geiger, R
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 176 - 180
[9] A novel jitter measurement method with built-in oscillation test structure for phase locked
Xia, T.
Chen, Z. J.
Jia, S.
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 149 - 152
[10] HIGH-SPEED SILICON AVALANCHE PHOTODIODES WITH BUILT-IN FIELD
KANBE, H
MIZUSHIMA, Y
KIMURA, T
KAJIYAMA, K
JOURNAL OF APPLIED PHYSICS, 1976, 47 (08) : 3749 - 3751

← 1 2 3 4 5 →