共 50 条
- [1] High-Speed CMOS Ring Oscillators with Low Supply Sensitivity [J]. IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
- [2] CMOS built-in test architecture for high-speed jitter measurement [J]. INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 67 - 76
- [4] 34.1Gbps low jitter, low BER high-speed parallel CMOS interface for interconnections in high-speed memory test system [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1255 - 1262
- [8] Jitter measurements of high-speed serial links [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 536 - 543
- [9] Understanding jitter and wander in high-speed networks [J]. MICROWAVES & RF, 2000, 39 (01) : 120 - 120
- [10] Accurate Jitter Decomposition in High-Speed Links [J]. 2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,