Effects of random jitter on high-speed CMOS oscillators

被引:0
|
作者
Chen, YQ [1 ]
Koneru, S [1 ]
Lee, E [1 ]
Geiger, R [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A comparison is made of the effects of device noise on the jitter of three different high-speed voltage-controlled ring oscillators. These comparisons show that oscillator architecture plays a significant role in jitter performance and that in high-speed oscillators, the device noise contributed when the MOS transistors are operating in the triode region is substantial. These comparisons also show minimal differences in the noise predicted by the simple and widely used noise model and that predicted by the more complete but more complicated model recently introduced by Sodini and Hellums.
引用
收藏
页码:176 / 180
页数:5
相关论文
共 50 条
  • [1] High-Speed CMOS Ring Oscillators with Low Supply Sensitivity
    Gui, Xiaoyan
    Green, Michael M.
    [J]. IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [2] CMOS built-in test architecture for high-speed jitter measurement
    Lin, HC
    Taylor, K
    Chong, A
    Chan, E
    Soma, M
    Haggag, H
    Huard, J
    Braatz, J
    [J]. INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 67 - 76
  • [3] Analyze jitter to improve high-speed
    Lauterbach, M
    Wey, T
    [J]. IEEE SPECTRUM, 2000, 37 (07) : 62 - 67
  • [4] 34.1Gbps low jitter, low BER high-speed parallel CMOS interface for interconnections in high-speed memory test system
    Watanabe, D
    Suda, M
    Okayasu, T
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1255 - 1262
  • [5] HIGH-SPEED CMOS.
    Croes, Rob
    [J]. Electronic components & applications, 1982, 5 (01): : 23 - 32
  • [6] HIGH-SPEED ADDITION IN CMOS
    QUACH, NT
    FLYNN, MJ
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (12) : 1612 - 1615
  • [7] Special issue on BIT CMOS built-in test architecture for high-speed jitter measurement
    Taylor, KA
    Nelson, B
    Chong, A
    Lin, H
    Chan, E
    Soma, M
    Haggag, H
    Huard, J
    Braatz, J
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 975 - 987
  • [8] Jitter measurements of high-speed serial links
    Kossel, MA
    Schmatz, ML
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 536 - 543
  • [9] Understanding jitter and wander in high-speed networks
    不详
    [J]. MICROWAVES & RF, 2000, 39 (01) : 120 - 120
  • [10] Accurate Jitter Decomposition in High-Speed Links
    Duan, Yan
    Chen, Degang
    [J]. 2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,