Optimizing B+-Tree Searches on Coupled CPU-GPU Architectures

被引:3
|
作者
Huang, Han [1 ]
Luan, Hua [1 ]
机构
[1] Beijing Normal Univ, Beijing, Peoples R China
基金
国家重点研发计划;
关键词
B+-trees; The coupled architecture; Integrated GPU; Co-processing;
D O I
10.1007/978-3-030-60245-1_28
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The B+-tree is an important index in the fields of data warehousing and database management systems. With the development of new hardware technologies, the B+-tree needs to be revisited to fully take advantage of hardware resources. In this paper, we focus on optimization techniques to increase the searching performance of B+-trees on the coupled CPU-GPU architecture. First, we propose a hierarchical searching approach on the single coupled GPU to efficiently deal with leaf nodes of B+-trees. It adopts a flexible strategy to determine the number of work items in a work group to search one key in order to reduce irregular memory accesses and divergent branches in the work group. Second, we present a co-processing pipeline method on the coupled architecture. The CPU and the integrated GPU process the sorting and searching tasks simultaneously to hide sorting and partial searching latencies. A distribution model is designed to support the workload balance strategy based on real-time performance. Our performance study shows that the hierarchical searching scheme provides an improvement up to 36% on the GPU compared to the baseline algorithm with fixed number of work items and the co-processing pipeline method further increases the throughput by a factor of 1.8. To the best of our knowledge, this paper is the first study to consider both the CPU and the coupled GPU to optimize B+-trees searches.
引用
收藏
页码:401 / 415
页数:15
相关论文
共 50 条
  • [1] Rethinking Insertions to B+-Trees on Coupled CPU-GPU Architectures
    Huang, Han
    Luan, Hua
    [J]. 19TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM 2021), 2021, : 993 - 1001
  • [2] CPU-Assisted GPGPU on Fused CPU-GPU Architectures
    Yang, Yi
    Xiang, Ping
    Mantor, Mike
    Zhou, Huiyang
    [J]. 2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 103 - 114
  • [3] Denial of Service in CPU-GPU Heterogeneous Architectures
    Wen, Hao
    Zhang, Wei
    [J]. 2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
  • [4] In-Cache Query Co-Processing on Coupled CPU-GPU Architectures
    He, Jiong
    Zhang, Shuhao
    He, Bingsheng
    [J]. PROCEEDINGS OF THE VLDB ENDOWMENT, 2014, 8 (04): : 329 - 340
  • [5] Reducing CPU-GPU Interferences to Improve CPU Performance in Heterogeneous Architectures
    Wen H.
    Zhang W.
    [J]. Journal of Computing Science and Engineering, 2020, 16 (04) : 131 - 145
  • [6] Accelerating MapReduce on a Coupled CPU-GPU Architecture
    Chen, Linchuan
    Huo, Xin
    Agrawal, Gagan
    [J]. 2012 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2012,
  • [7] A CPU-GPU framework for optimizing the quality of large meshes
    D'Amato, J. P.
    Venere, M.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (08) : 1127 - 1134
  • [8] Elastic Multi-Resource Fairness: Balancing Fairness and Efficiency in Coupled CPU-GPU Architectures
    Tang, Shanjiang
    He, BingSheng
    Zhang, Shuhao
    Niu, Zhaojie
    [J]. SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2016, : 875 - 886
  • [9] Hybrid CPU-GPU scheduling and execution of tree traversals
    Liu, Jianqiao
    Hegde, Nikhil
    Kulkarni, Milind
    [J]. ACM SIGPLAN NOTICES, 2016, 51 (08) : 385 - 386
  • [10] A Sample-Based Dynamic CPU and GPU LLC Bypassing Method for Heterogeneous CPU-GPU Architectures
    Wang, Xin
    Zhang, Wei
    [J]. 2017 16TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS / 11TH IEEE INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING / 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2017, : 753 - 760