Optimizing B+-Tree Searches on Coupled CPU-GPU Architectures

被引:3
|
作者
Huang, Han [1 ]
Luan, Hua [1 ]
机构
[1] Beijing Normal Univ, Beijing, Peoples R China
基金
国家重点研发计划;
关键词
B+-trees; The coupled architecture; Integrated GPU; Co-processing;
D O I
10.1007/978-3-030-60245-1_28
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The B+-tree is an important index in the fields of data warehousing and database management systems. With the development of new hardware technologies, the B+-tree needs to be revisited to fully take advantage of hardware resources. In this paper, we focus on optimization techniques to increase the searching performance of B+-trees on the coupled CPU-GPU architecture. First, we propose a hierarchical searching approach on the single coupled GPU to efficiently deal with leaf nodes of B+-trees. It adopts a flexible strategy to determine the number of work items in a work group to search one key in order to reduce irregular memory accesses and divergent branches in the work group. Second, we present a co-processing pipeline method on the coupled architecture. The CPU and the integrated GPU process the sorting and searching tasks simultaneously to hide sorting and partial searching latencies. A distribution model is designed to support the workload balance strategy based on real-time performance. Our performance study shows that the hierarchical searching scheme provides an improvement up to 36% on the GPU compared to the baseline algorithm with fixed number of work items and the co-processing pipeline method further increases the throughput by a factor of 1.8. To the best of our knowledge, this paper is the first study to consider both the CPU and the coupled GPU to optimize B+-trees searches.
引用
收藏
页码:401 / 415
页数:15
相关论文
共 50 条
  • [31] DISTRIBUTING A B+-TREE IN A LOOSELY COUPLED ENVIRONMENT
    MATSLIACH, G
    SHMUELI, O
    [J]. INFORMATION PROCESSING LETTERS, 1990, 34 (06) : 313 - 321
  • [32] Parallel and accurate k-means algorithm on CPU-GPU architectures for spectral clustering
    He, Guanlin
    Vialle, Stephane
    Baboulin, Marc
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (14):
  • [33] OSCAR: Orchestrating STT-RAM Cache Traffic for Heterogeneous CPU-GPU Architectures
    Zhan, Jia
    Kayiran, Onur
    Loh, Gabriel H.
    Das, Chita R.
    Xie, Yuan
    [J]. 2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [34] Performance Analysis of Big Data ETL Process over CPU-GPU Heterogeneous Architectures
    Lee, Suyeon
    Park, Sungyong
    [J]. 2021 IEEE 37TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDEW 2021), 2021, : 42 - 47
  • [35] Hardware Support for Concurrent Detection of Multiple Concurrency Bugs on Fused CPU-GPU Architectures
    Zhang, Weihua
    Yu, Shiqiang
    Wang, Haojun
    Dai, Zhuofang
    Chen, Haibo
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (10) : 3083 - 3095
  • [36] An Adaptive CPU-GPU Governing Framework for Mobile Games on big.LITTLE Architectures
    Li, Xianfeng
    Li, Gengchao
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (09) : 1472 - 1483
  • [37] Co-Scheduling on Fused CPU-GPU Architectures With Shared Last Level Caches
    Damschen, Marvin
    Mueller, Frank
    Henkel, Joerg
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2337 - 2347
  • [38] The Best of Many Worlds: Scheduling Machine Learning Inference on CPU-GPU Integrated Architectures
    Vasiliadis, Giorgos
    Tsirbas, Rafail
    Ioannidis, Sotiris
    [J]. 2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2022), 2022, : 55 - 64
  • [39] A new era in scientific computing: Domain decomposition methods in hybrid CPU-GPU architectures
    Papadrakakis, M.
    Stavroulakis, G.
    Karatarakis, A.
    [J]. COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2011, 200 (13-16) : 1490 - 1508
  • [40] Column-Stored System Join Optimization on Coupled CPU-GPU Architecture
    Ding, Xiangwu
    Li, Zitong
    [J]. PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 184 - 191