共 50 条
- [1] Optimizing B+-Tree Searches on Coupled CPU-GPU Architectures [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2020, PT I, 2020, 12452 : 401 - 415
- [2] CPU-Assisted GPGPU on Fused CPU-GPU Architectures [J]. 2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 103 - 114
- [3] Denial of Service in CPU-GPU Heterogeneous Architectures [J]. 2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
- [4] In-Cache Query Co-Processing on Coupled CPU-GPU Architectures [J]. PROCEEDINGS OF THE VLDB ENDOWMENT, 2014, 8 (04): : 329 - 340
- [6] Accelerating MapReduce on a Coupled CPU-GPU Architecture [J]. 2012 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2012,
- [7] EXPECTED BEHAVIOR OF B+-TREES UNDER RANDOM INSERTIONS [J]. ACTA INFORMATICA, 1989, 26 (05) : 439 - 471
- [8] Elastic Multi-Resource Fairness: Balancing Fairness and Efficiency in Coupled CPU-GPU Architectures [J]. SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2016, : 875 - 886
- [9] A Sample-Based Dynamic CPU and GPU LLC Bypassing Method for Heterogeneous CPU-GPU Architectures [J]. 2017 16TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS / 11TH IEEE INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING / 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2017, : 753 - 760