A Machine Learning Approach to Modeling Intrinsic Parameter Fluctuation of Gate-All-Around Si Nanosheet MOSFETs

被引:13
|
作者
Butola, Rajat [1 ,2 ]
Li, Yiming [1 ,2 ,3 ,4 ,5 ,6 ]
Kola, Sekhar Reddy [1 ,2 ]
机构
[1] Natl Yang Ming Chiao Tung Univ, Parallel & Sci Comp Lab, Hsinchu 300093, Taiwan
[2] Natl Yang Ming Chiao Tung Univ, Elect Engn & Comp Sci Int Grad Program, Hsinchu 300093, Taiwan
[3] Natl Yang Ming Chiao Tung Univ, Inst Commun Engn, Hsinchu 300093, Taiwan
[4] Natl Yang Ming Chiao Tung Univ, Inst Biomed Engn, Hsinchu 300093, Taiwan
[5] Natl Yang Ming Chiao Tung Univ, Dept Elect Engn & Comp Engn, Hsinchu 300093, Taiwan
[6] Natl Yang Ming Chiao Tung Univ, Ctr MmWave Smart Radar Syst & Technol, Hsinchu 300093, Taiwan
关键词
Fluctuations; Gallium arsenide; MOSFET; Silicon; Nanoscale devices; Semiconductor process modeling; Logic gates; Artificial neural network; machine learning; GAA Si NS MOSFETs; intrinsic parameter fluctuation; WKF; RDF; ITF; characteristic fluctuation; threshold voltage; off-state current; on-state current; ARTIFICIAL NEURAL-NETWORK; DESIGN; TCAD; OPTIMIZATION; PREDICTION;
D O I
10.1109/ACCESS.2022.3188690
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The sensitivity of semiconductor devices to any microscopic perturbation is increasing with the continuous shrinking of device technology. Even the small fluctuations have become more acute for highly scaled nano-devices. Therefore, these fluctuations need to be addressed extensively in order to continue further device scaling. In this paper, we mainly focus on three sources of intrinsic parameter fluctuation including the work function fluctuation (WKF), the random dopant fluctuation (RDF), and the interface trap fluctuation (ITF) for gate-all-around (GAA) silicon (Si) nanosheet (NS) MOSFETs. Generally, the effect of these fluctuations is analyzed using a time-consuming device simulation process. A machine learning (ML) based powerful and efficient artificial neural network (ANN) model is used to accelerate this process. Firstly, the effects of fluctuation sources are analyzed individually by using the ANN model and results have been presented that show the WKF variations dominate the variation of threshold voltage, off-state current, and on-state current among other fluctuation sources. Next, we examine the combined effect of three fluctuation sources. It is crucial because considering only one fluctuation can result in unexpected variations due to other fluctuations appearing in the device. Consequently, the ANN model is used to estimate the combined effects as well. The results show that the proposed model predicts the outputs with an R-2-score of 99% and an error rate of less than 1%. In addition, the ML is also utilized to calculate the permutation importance of input variables as a measure to investigate the contribution of each fluctuation source.
引用
收藏
页码:71356 / 71369
页数:14
相关论文
共 50 条
  • [21] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    [J]. SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
  • [22] Statistical Analysis of Intrinsic High-Frequency Characteristic Fluctuation of Emerging Silicon Gate-All-Around Nanosheet (NS) MOSFETs at Sub-3-nm Nodes
    Kola, Sekhar Reddy
    Li, Yiming
    Chuang, Min-Hui
    Endo, Kazuhiko
    Samukawa, Seiji
    [J]. 2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [23] A Review of Reliability in Gate-All-Around Nanosheet Devices
    Wang, Miaomiao
    [J]. MICROMACHINES, 2024, 15 (02)
  • [24] Potential and Quantum Threshold Voltage Modeling of Gate-All-Around Nanowire MOSFETs
    Pandian, M.
    Balamurugan, N.
    Pricilla, A.
    [J]. ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [25] Modeling of Quasi-Ballistic Silicon Cylindrical Gate-All-Around MOSFETs
    Vimala, P.
    [J]. JOURNAL OF NANO RESEARCH, 2015, 32 : 51 - U74
  • [26] RF and noise model of gate-all-around MOSFETs
    Lazaro, A.
    Iniguez, B.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)
  • [27] Design optimization of gate-all-around (GAA) MOSFETs
    Song, JY
    Choi, WY
    Park, JH
    Lee, JD
    Park, BG
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (03) : 186 - 191
  • [28] Characteristics of Stacked Gate-All-Around Si Nanosheet MOSFETs With Metal Sidewall Source/Drain and Their Impacts on CMOS Circuit Properties
    Sung, Wen-Li
    Li, Yiming
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (06) : 3124 - 3128
  • [29] Modeling, verification and comparison of short-channel double gate and gate-all-around MOSFETs
    Kolberg, S.
    Borli, H.
    Fjeldly, T. A.
    [J]. MATHEMATICS AND COMPUTERS IN SIMULATION, 2008, 79 (04) : 1107 - 1115
  • [30] Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs
    Iniguez, Benjamin
    Fjeldly, Tor A.
    Lazaro, Antonio
    Danneville, Francois
    Deen, M. Jamal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2128 - 2142