Collaborative Distributed Fault Simulation for Digital Electronic Circuits

被引：0
|
作者：
Ivask, Eero [1 ]
Devadze, Sergei [1 ]
Ubar, Raimund [1 ]
机构：
[1] Tallinn Univ Technol, EE-12618 Tallinn, Estonia
来源：
INTELLIGENT DISTRIBUTED COMPUTING IV | 2010年 / 315卷
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper we focus on the framework for aggregating adaptively computing resources in different enterprises for computation intensive applications. Concept and implementation of web-based collaborative system was presented to speed up fault simulation and to overcome the problem of memory limits in the case of very large digital circuits. Issues of task partitioning, task allocation, load balancing were handled, credit based priority concept was introduced. Experimental results show feasibility of the solution and gain in performance.
引用
收藏
页码：67 / 76
页数：10
相关论文
共 50 条
  • [1] DISTRIBUTED FAULT SIMULATION WITH COLLABORATIVE LOAD BALANCING FOR VLSI CIRCUITS
    Ivask, Eero
    Devadze, Sergei
    Ubar, Raimund
    [J]. SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2011, 12 (01): : 153 - 163
  • [2] Distributed fault simulation with collaborative load balancing for vlsi circuits
    Ivask, Eero
    Devadze, Sergei
    Ubar, Raimund
    [J]. Scalable Computing, 2011, 12 (01): : 153 - 163
  • [3] The complexity analysis of fault simulation algorithm for digital circuits
    Gong, YB
    [J]. 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 372 - 375
  • [4] Fault simulation of interconnect opens in digital CMOS circuits
    Konuk, H
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 548 - 554
  • [5] DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONING
    WU, WC
    LEE, CL
    CHEN, JE
    LIN, WY
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 287 - 292
  • [6] Problems of Digital Simulation of Power Electronic Circuits.
    Szekely, Juraj
    [J]. Elektrotechnicky obzor, 1984, 73 (09): : 508 - 511
  • [7] Hierarchical defect-oriented fault simulation for digital circuits
    Blyzniuk, M
    Cibaková, T
    Gramatová, E
    Kuzmicz, W
    Lobur, M
    Pleskacz, W
    Raik, J
    Ubar, R
    [J]. IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 69 - 74
  • [8] A modular reconfigurable architecture for efficient fault simulation in digital circuits
    Augusto, JS
    Almeida, CB
    Neto, HCC
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 818 - 827
  • [9] Backtraced deductive-parallel fault simulation for digital circuits
    Hahanov, V
    Sysenko, I
    Kolesnikov, K
    [J]. EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 382 - 387
  • [10] Defect-oriented fault simulation and test generation in digital circuits
    Kuzmicz, W
    Pleskacz, W
    Raik, J
    Ubar, R
    [J]. INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 365 - 371
12345