High Temperature Performance of Flexible SOI FinFETs with Sub-20 nm Fins

被引：0

作者：

Diab, A. ^{[1
]}

Sevilla, G. A. Torres ^{[1
]}

Ghoneim, M. T. ^{[1
]}

Hussain, M. M. ^{[1
]}

机构：

[1] King Abdullah Univ Sci & Technol, Integrated Nanotechnol Lab, Thuwal, Saudi Arabia

来源：

2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2014年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We demonstrate a flexible version of the semiconductor industry's most advanced transistor topology - FinFET on silicon-on-insulator (SOI) with sub-20 nm fins and high-kappa/metal gate stacks. This is the most advanced flexible (0.5 mm bending radius) transistor on SOI ever demonstrated for exciting opportunities in high performance flexible electronics with stylish product design. For the first time, we characterize such device from room to high temperature (150 degrees C). And we discuss the dependence of the I-V curves with temperature.

引用

页数：2

共 50 条

[41] Sub-20 nm multilayer nanopillar patterning for hybrid SET/CMOS integration
Pourteau, M. -L.
Gharbi, A.
Brianceau, P.
Dallery, J. -A.
Laulagnet, F.
Rademaker, G.
Tiron, R.
Engelmann, H. -J.
von Borany, J.
Heinig, K. -H.
Rommel, M.
Baier, L.
MICRO AND NANO ENGINEERING, 2020, 9
[42] Scalability Prespective of Nanotube TFET Capacitorless DRAM in Sub-20 nm Regime
Kamal, Alok Kumar
Kamal, Neha
Lahgere, Avinash
2024 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE, LAEDC, 2024,
[43] Identification of sub-20 nm EUV defects with Nano-IR PiFM
Nowak, Derek
Grenon, Brian
Albrecht, Tom
Park, Sung
METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVI, 2022, 12053
[44] Fabrication of Si-based nanoimprint stamps with sub-20 nm features
Maximov, I
Sarwe, EL
Beck, M
Deppert, K
Graczyk, M
Magnusson, MH
Montelius, L
MICROELECTRONIC ENGINEERING, 2002, 61-2 : 449 - 454
[45] Fabrication of bowtie aperture antennas for producing sub-20 nm optical spots
Chen, Yang
Chen, Jianfeng
Xu, Xianfan
Chu, Jiaru
OPTICS EXPRESS, 2015, 23 (07): : 9093 - 9099
[46] Simulating Massively Parallel Electron Beam Inspection for sub-20 nm Defects
Bunday, Benjamin D.
Mukhtar, Maseeh
Quoi, Kathy
Thiel, Brad
Malloy, Matt
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIX, 2015, 9424
[47] Sub-20 nm scratch nanolithography for Si using scanning probe microscopy
Ogino, Takumi
Nishimura, Shinya
Shirakashi, Jun-ichi
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (10A): : 6908 - 6910
[48] Novel CD control of HTPSM by advanced process for sub-20 nm tech
Jo, Sangjin
Choi, Chungseon
Oh, Sunghyun
Ha, Taejoong
Lee, Youngmo
Kim, Sangpyo
Yim, Donggyu
PHOTOMASK TECHNOLOGY 2015, 2015, 9635
[49] SrTiOx for sub-20 nm DRAM technology nodes-Characterization and modeling
Kaczer, B.
Larcher, L.
Vandelli, L.
Reisinger, H.
Popovici, M.
Clima, S.
Ji, Z.
Joshi, S.
Swerts, J.
Redolfi, A.
Afanas'ev, V. V.
Jurczak, M.
MICROELECTRONIC ENGINEERING, 2015, 147 : 126 - 129
[50] Ferroelectric Switching in Sub-20 nm Aluminum Scandium Nitride Thin Films
Wang, Dixiong
Zheng, Jeffrey
Musavigharavi, Pariasadat
Zhu, Wanlin
Foucher, Alexandre C.
Trolier-McKinstry, Susan E.
Stach, Eric A.
Olsson, Roy H., III
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (12) : 1774 - 1777

← 1 2 3 4 5 →