High Temperature Performance of Flexible SOI FinFETs with Sub-20 nm Fins

被引：0
|
作者：
Diab, A. [1 ]
Sevilla, G. A. Torres [1 ]
Ghoneim, M. T. [1 ]
Hussain, M. M. [1 ]
机构：
[1] King Abdullah Univ Sci & Technol, Integrated Nanotechnol Lab, Thuwal, Saudi Arabia
来源：
2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2014年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
We demonstrate a flexible version of the semiconductor industry's most advanced transistor topology - FinFET on silicon-on-insulator (SOI) with sub-20 nm fins and high-kappa/metal gate stacks. This is the most advanced flexible (0.5 mm bending radius) transistor on SOI ever demonstrated for exciting opportunities in high performance flexible electronics with stylish product design. For the first time, we characterize such device from room to high temperature (150 degrees C). And we discuss the dependence of the I-V curves with temperature.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Room to High Temperature Measurements of Flexible SOI FinFETs With Sub-20-nm Fins
    Diab, Amer
    Sevilla, Galo A. Torres
    Cristoloveanu, Sorin
    Hussain, Muhammad Mustafa
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 3978 - 3984
  • [2] High aspect ratio InGaAs FinFETs with sub-20 nm fin width
    Vardi, Alon
    Lin, Jianqiang
    Lu, Wenjie
    Zhao, Xin
    del Alamo, Jesus A.
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [3] High Performance Flexible CMOS SOI FinFETs
    Fahad, Hossain
    Sevilla, Galo Torres
    Ghoneim, Mohamed
    Hussain, Muhammad M.
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 231 - +
  • [4] Spacer defined FinFET: Active area patterning of sub-20 nm fins with high density
    Degroote, B.
    Rooyackers, R.
    Vandeweyer, T.
    Collaert, N.
    Boullart, W.
    Kunnen, E.
    Shamiryan, D.
    Wouters, J.
    Van Puymbroeck, J.
    Dixit, A.
    Jurczak, M.
    MICROELECTRONIC ENGINEERING, 2007, 84 (04) : 609 - 618
  • [5] Device parameter optimization for sub-20 nm node HK/MG-last bulk FinFETs
    Xu, Miao
    Yin, Huaxiang
    Zhu, Huilong
    Ma, Xiaolong
    Xu, Weijia
    Zhang, Yongkui
    Zhao, Zhiguo
    Luo, Jun
    Yang, Hong
    Li, Chunlong
    Meng, Lingkuan
    Hong, Peizhen
    Xiang, Jinjuan
    Gao, Jianfeng
    Xu, Qiang
    Xiong, Wenjuan
    Wang, Dahai
    Li, Junfeng
    Zhao, Chao
    Chen, Dapeng
    Yang, Simon
    Ye, Tianchun
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (04)
  • [6] Quantum Transport Simulation of Strain and Orientation Effects in Sub-20 nm Silicon-on-Insulator FinFETs
    Liu, Keng-Ming
    Register, Leonard F.
    Banerjee, Sanjay K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) : 4 - 10
  • [7] Sub-20 nm Carbon Nanoparticles with Expanded Interlayer Spacing for High-Performance Potassium Storage
    Gan, Qingmeng
    Xie, Jiwei
    Zhu, Youhuan
    Zhang, Fangchang
    Zhang, Peisen
    He, Zhen
    Liu, Suqin
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (01) : 930 - 939
  • [8] Device characteristics of sub-20 nm silicon nanotransistors
    Saha, S
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 172 - 179
  • [9] Predictive and prospective calibrated TCAD to improve device performances in sub-20 nm gate length p-FinFETs
    Eyben, Pierre
    De Keersgieter, An
    Matagne, Philippe
    Chiarella, Thomas
    Porret, Clement
    Hikavyy, Andriy
    Siew, Yong Kong
    Goux, Ludovic
    Mitard, Jerome
    Horiguchi, Naoto
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (04)
  • [10] Flexible Tactile Sensors Based On Nanoimprinted Sub-20 NM Piezoelectric Copolymer Nanograss Films
    Chen, Alan
    Lin, Kai-Lun
    Hong, Chien-Chong
    Liou, Tong-Miin
    Shieh, Jiann
    Chen, Szu-Hung
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 608 - 611
12345