RAR-NoC: A Reconfigurable and Adaptive Routable Network-on-Chip for FPGA-based Multiprocessor Systems

被引：0

作者：

Rettkowski, Jens ^{[1
]}

Goehringer, Diana ^{[1
]}

机构：

[1] Ruhr Univ Bochum, Applicat Specif Multicore Architectures MCA Grp, Bochum, Germany

来源：

2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG) | 2014年

关键词：

Multiprocessor System-on-Chip; Network-on-Chip; Zynq; partial reconfiguration; XY; West-First; FPGA; Monitoring;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a reconfigurable and adaptive routable Network-on-Chip (NoC) called RAR-NoC, which can be adapted at runtime to the application requirements. Therefore, RAR-NoC supports runtime reconfiguration of the routers as well as dynamic selection of the routing algorithm (XY or West-First) for each message. To evaluate the benefits of this flexible architecture, a heterogeneous reconfigurable multiprocessor system consisting of the ARM dual-core processor and several MicroBlaze processors has been developed and implemented on a Xilinx Zynq device. Network interfaces have been designed to efficiently connect the different processors to RAR-NoC. To analyze the data throughput and the channel utilization of the NoC at runtime, a centralized monitor core was developed and integrated. The required resources have been measured and it can be seen, that the area overhead for supporting both routing algorithms is less than 11%. Finally, it has been shown that RAR-NoC can avoid hotspots and therefore provides a higher throughput.

引用

页数：6

共 50 条

[1] Run-time reconfigurable adaptive multilayer Network-on-Chip for FPGA-based systems
Huebner, Michael
Braun, Lars
Goehringer, Diana
Becker, Juergen
[J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3243 - +
[2] Enabling fast Network-on-Chip topology selection: an FPGA-based runtime reconfigurable prototyper
Meloni, Paolo
Secchi, Simone
Raffo, Luigi
[J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 43 - 48
[3] Network-on-Chip virtualization in Chip-Multiprocessor Systems
Trivino, Francisco
Sanchez, Jose L.
Alfaro, Francisco J.
Flich, Jose
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 126 - 139
[4] Reconfigurable systems enabled by a network-on-chip
Moller, Leandro
Grehs, Ismael
Calazans, Ney
Moraes, Fernando
[J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 857 - 860
[5] A high-performance FPGA-based multicrossbar prioritized network-on-chip
Alaei, Mohammad
Yazdanpanah, Fahimeh
[J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (06):
[6] An Event-based Network-on-Chip Debugging System for FPGA-based MPSoCs
Khan, Habib ul Hasan
Rettkowski, Jens
Eldafrawy, Mohamed
Goehringer, Diana
[J]. INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), 2017, : 30 - 37
[7] Overview of FPGA-Based Multiprocessor Systems
Dorta, Taho
Jimenez, Jaime
Luis Martin, Jose
Bidarte, Unai
Astarloa, Armando
[J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 273 - 278
[8] FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
Bhanwala, Amit
Kumar, Mayank
Kumar, Yogendera
[J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION & AUTOMATION (ICCCA), 2015, : 1320 - 1326
[9] FPGA-based reconfigurable adaptive FEC
Shimizu, K
Uchida, J
Miyaoka, Y
Togawa, N
Yanagisawa, M
Ohtsuki, T
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3036 - 3046
[10] A New Adaptive Flow Control for Mesh-based Network-on-Chip (NoC)
Tang, Minghua
Lin, Xiaola
[J]. PROCEEDINGS OF THE 8TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, 2009, : 255 - 260

← 1 2 3 4 5 →