UTSi® CMOS technology for system-on-chip solution

被引:8
|
作者
Megahed, M [1 ]
Burgener, M [1 ]
Cable, J [1 ]
Staab, D [1 ]
Reedy, R [1 ]
机构
[1] Peregrine Semicond Corp, San Diego, CA 92121 USA
关键词
D O I
10.1109/SMIC.1998.750201
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
UTSi (Ultra-Thin Silicon) on insulator technology has the potential of integrating digital, analog, RF and RF matching circuitry on a single chip. The technology is based on bulk CMOS VLSI technology with fully integrated passive components. UTSi CMOS technology provides high speed and superior RF performance transistors, high quality passive elements and excellent isolation due to the insulating substrate In this paper, UTSi technology will be briefly reviewed and critical active device performance will be presented. Results show that UTSi CMOS process presents a possible road map for system-on-chip solution for wireless communication systems, especially in low power applications.
引用
收藏
页码:94 / 99
页数:6
相关论文
共 50 条
  • [31] VPN acceleration using reconfigurable System-on-Chip technology
    Wee, C. M.
    Sutton, P. R.
    Bergmann, N. W.
    Williams, J. A.
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 281 - +
  • [32] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, Wayne
    Kean, Tom
    Derbyshire, Arran
    Gause, Jörn
    McKeever, Steve
    Mencer, Oskar
    Yeow, Allen
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 125 - 129
  • [33] RF CMOS on high-resistivity substrates for system-on-chip applications
    Benaissa, K
    Yang, JY
    Crenshaw, D
    Williams, B
    Sridhar, S
    Ai, J
    Boselli, G
    Zhao, S
    Tang, SP
    Ashburn, S
    Madhani, P
    Blythe, T
    Mahalingam, N
    Shichijo, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 567 - 576
  • [34] Design and CMOS Implementation of a Low Power System-on-chip Integrated Circuit
    Gu, Haolin
    Shan, Weiwei
    Yu, Yunfan
    Lu, Yinchao
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 755 - 759
  • [35] Reliability test guidelines for a 0.18 μm generation multi-oxide CMOS technology for system-on-chip applications
    Chen, SJ
    Lin, CC
    Chung, SSS
    Lin, JC
    Chu, CH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1928 - 1932
  • [37] Packaging Solution for a Millimeter-Wave System-on-Chip Radar
    Goettel, Benjamin
    Winkler, Wolfgang
    Bhutani, Akanksha
    Boes, Florian
    Pauli, Mario
    Zwick, Thomas
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (01): : 73 - 81
  • [38] System-on-chip choices
    Tran, T
    Frantz, G
    Peng, C
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 259 - 260
  • [39] Frontier system-on-chip (SoC) technology for microwave diagnostics (invited)
    Chen, Ying
    Chen, Pin-Jung
    Hu, Robert
    Zhu, Yilun
    Yu, Jo-Han
    Pham, A. -v.
    Momeni, Omeed
    Domier, Calvin
    Dannenberg, Jon
    Li, Xiaoliang
    Yu, Guanying
    Luhmann Jr, Neville
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2024, 95 (09):
  • [40] Trend of the CMOS process technology for system on a chip
    Nishimura, T
    2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2000, : 20 - 24