Enhancement-mode n-channel GaN MOSFETs fabricated on p-GaN using HfO2 as gate oxide

被引:14
|
作者
Sugiura, S. [1 ]
Kishimoto, S.
Mizutani, T.
Kuroda, M.
Ueda, T.
Tanaka, T.
机构
[1] Nagoya Univ, Dept Quantum Engn, Chikusa Ku, Nagoya, Aichi 4648603, Japan
[2] Nagoya Univ, Venture Business Lab, Chikusa Ku, Nagoya, Aichi 4648603, Japan
[3] Matsushita Elect Ind Co Ltd, Semicond Device Res Ctr Semicond Co, Nagaokakyou 6178520, Japan
关键词
D O I
10.1049/el:20071814
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Enhancement-mode n-channel GaN MOSFETs with overlap gate structure using thick HfO2 as a gate insulator have been fabricated. The maximum transconductance of 45 mS/mm is seven times larger, to our knowledge, than the best-reported value of GaN MOSFETs with SiO2 gate oxide.
引用
收藏
页码:952 / 953
页数:2
相关论文
共 50 条
  • [11] Enhancement-mode p-GaN Comparators for power applications
    Pozo, Nataly
    Procel, Luis-Miguel
    Trojman, Lionel
    [J]. 2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 197 - 200
  • [12] Threshold Voltage Modulation and Gate Leakage Suppression of Enhancement-Mode GaN HEMT by Metal/Insulator/p-GaN Gate Structure
    Zhang, Kuo
    Liu, Kai
    Li, Shuang
    Wang, Chong
    Ma, Xiaohua
    Zheng, Xuefeng
    Li, Ang
    Zhang, Wentao
    Hao, Yue
    [J]. PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2024, 221 (12):
  • [13] Threshold Voltage Instability of Enhancement-Mode GaN Buried p-Channel MOSFETs
    Zheng, Zheyang
    Zhang, Li
    Song, Wenjie
    Chen, Tao
    Feng, Sirui
    Ng, Yat Hon
    Sun, Jiahui
    Xu, Han
    Yang, Song
    Wei, Jin
    Chen, Kevin J.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2021, 42 (11) : 1584 - 1587
  • [14] High performance AlInN/AlN/GaN p-GaN back barrier Gate-Recessed Enhancement-Mode HEMT
    Adak, Sarosij
    Sarkar, Arghyadeep
    Swain, Sanjit
    Pardeshi, Hemant
    Pati, Sudhansu Kumar
    Sarkar, Chandan Kumar
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2014, 75 : 347 - 357
  • [15] Forward Bias Gate Breakdown Mechanism in Enhancement-Mode p-GaN Gate AlGaN/GaN High-Electron Mobility Transistors
    Wu, Tian-Li
    Marcon, Denis
    You, Shuzhen
    Posthuma, Niels
    Bakeroot, Benoit
    Stoffels, Steve
    Van Hove, Marleen
    Groeseneken, Guido
    Decoutere, Stefaan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 1001 - 1003
  • [16] 1.2 kV Enhancement-Mode p-GaN Gate HEMTs on 200 mm Engineered Substrates
    Kumar, S.
    Geens, K.
    Vohra, A.
    Wellekens, D.
    Cingu, D.
    Fabris, E.
    Cosnier, T.
    Hahn, H.
    Bakeroot, B.
    Posthuma, N.
    Langer, R.
    Decoutere, S.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2024, 45 (04) : 657 - 660
  • [17] RF Enhancement-Mode p-GaN Gate HEMT on 200 mm-Si Substrates
    Cheng, Yan
    Ng, Yat Hon
    Zheng, Zheyang
    Chen, Kevin J.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2023, 44 (01) : 29 - 31
  • [18] Stability of Schottky Barrier Diode Integrated in p-GaN Enhancement-mode GaN Power Technology
    Gallardo, Jethro Oroceo
    De Jaeger, Brice
    Dash, Sachidananda
    Tang, Shun-Wei
    Tran, Thanh Nga
    Wellekens, Dirk
    Bakeroot, Benoit
    Decoutere, Stefaan
    Wu, Tian-Li
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2021,
  • [19] High-temperature enhancement mode operation of n-channel GaN MOSFETs on sapphire substrates
    Nomura, Takehiko
    Kambayashi, Hiroshi
    Niiyama, Yuki
    Otomo, Shinya
    Yoshida, Seikoh
    [J]. SOLID-STATE ELECTRONICS, 2008, 52 (01) : 150 - 155
  • [20] 200 V Enhancement-Mode p-GaN HEMTs Fabricated on 200 mm GaN-on-SOI With Trench Isolation for Monolithic Integration
    Li, Xiangdong
    Van Hove, Marleen
    Zhao, Ming
    Geens, Karen
    Lempinen, Vesa-Pekka
    Sormunen, Jaakko
    Groeseneken, Guido
    Decoutere, Stefaan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (07) : 918 - 921