VLSI Implementation Of Current Mode Analog Multiplier

被引：0

作者：

Borkar, Bhushan D. ^{[1
]}

Tijare, Ankita D. ^{[2
]}

机构：

[1] Yeshwantrao Chavan Coll Engn, Elect, Nagpur, Maharashtra, India

[2] Yeshwantrao Chavan Coll Engn, Dept Elect Engn, Nagpur, Maharashtra, India

来源：

2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP) | 2015年

关键词：

CMOS technology; current-mode; Multiplier/divider circuit; squaring circuit; translinear loop;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents low-voltage, low power current-mode analog multiplier/divider circuit, which is based on current-mode squaring circuit. The trans linear loop is the basic circuit in the realization of MDC (multiplier/divider circuit). Current mode operation has advantage of simple circuitry. The circuit complexity is reduced by reusing MOS transistor for both the squaring circuits. The proposed MDC is designed for implementing in 0.18um CMOS technology, with low voltage(supply voltage of 1.2 V) and low power operation. The circuit power consumption is 317uW.

引用

页码：531 / 534

页数：4

共 50 条

[21] ANALOG VLSI IMPLEMENTATION OF NEURAL NETWORKS
VITTOZ, E
[J]. ARTIFICIAL NEURAL NETWORKS : JOURNEES DELECTRONIQUE 1989, 1989, : 223 - 250
[22] Current mode √X-domain Palmo cell for programmable analog VLSI
Zhang, YX
Hamilton, A
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 996 - 999
[23] ANALOG VLSI IMPLEMENTATION OF A KOHONEN MAP
VITTOZ, E
HEIM, P
ARREGUIT, X
KRUMMENACHER, F
SOROUCHYARI, E
[J]. ARTIFICIAL NEURAL NETWORKS : JOURNEES DELECTRONIQUE 1989, 1989, : 291 - 301
[24] ANALOG VLSI IMPLEMENTATION OF NEURAL NETWORKS
VERLEYSEN, M
JESPERS, P
[J]. ARTIFICIAL NEURAL NETWORKS : JOURNEES DELECTRONIQUE 1989, 1989, : 279 - 289
[25] A HETEROASSOCIATIVE MEMORY USING CURRENT-MODE MOS ANALOG VLSI CIRCUITS
BOAHEN, KA
POULIQUEN, PO
ANDREOU, AG
JENKINS, RE
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (05): : 747 - 755
[26] CURRENT-MODE SUBTHRESHOLD MOS CIRCUITS FOR ANALOG VLSI NEURAL SYSTEMS
ANDREOU, AG
BOAHEN, KA
POULIQUEN, PO
PAVASOVIC, A
JENKINS, RE
STROHBEHN, K
[J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1991, 2 (02): : 205 - 213
[27] Design of MOS-translinear multiplier/dividers in analog VLSI
Lopez-Martin, AJ
Carlosena, A
[J]. VLSI DESIGN, 2000, 11 (04) : 321 - 329
[28] VLSI Implementation of Braun Multiplier using Full Adder
Kiran, Deeksha D. K.
Shilpa, R.
Kavyashree, B.
[J]. 2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 499 - 504
[29] VLSI IMPLEMENTATION OF AN OPTIMIZED HIERARCHICAL MULTIPLIER .1.
YUNG, HC
ALLEN, CR
[J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1984, 131 (02): : 56 - 60
[30] A versatile signed array multiplier suitable for VLSI implementation
Wang, Q
Shayan, YR
[J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 199 - 202

← 1 2 3 4 5 →