共 50 条
- [41] A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 39 - 44
- [43] FPGA implementation of an interpolation processor for soft-decision decoding of Reed-Solomon codes 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2100 - +
- [44] FPGA implementation of an interpolation processor for soft-decision decoding of reed-solomon codes Proc IEEE Int Symp Circuits Syst, 2007, (2100-2103):
- [46] Efficient multiplicity calculation for algebraic soft-decision decoding of Reed-Solomon codes WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2011, 11 (10): : 1323 - 1330
- [47] Soft decision decoding of Reed-solomon codes using the extended erasure magnitude matrix MILCOM 2000: 21ST CENTURY MILITARY COMMUNICATIONS CONFERENCE PROCEEDINGS, VOLS 1 AND 2: ARCHITECTURES & TECHNOLOGIES FOR INFORMATION SUPERIORITY, 2000, : 392 - 396
- [48] Efficient fast interpolation architecture for soft-decision decoding of reed-solomon codes 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4823 - +
- [49] Parallel Decoding of the Reed–Solomon Codes Automation and Remote Control, 2001, 62 : 2037 - 2041