Hybrid full map directory scheme for distributed shared memory multiprocessors

被引：0
|
作者：
Choi, JH
Park, KH
机构：
来源：
HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS | 1997年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a novel full map directory cache coherence scheme called the hybrid full map directory scheme is proposed. Ir reduces the growth rate of the directory storage overhead from O(N-2) down to O(N root N). Moreover, the performance of the scheme is close to those of previous full map directory schemes.
引用
收藏
页码：30 / 34
页数：5
相关论文
共 50 条
  • [1] Hybrid full map directory scheme for distributed shared memory multiprocessors
    Korea Advanced Inst of Science and, Technology, Taejon, Korea, Republic of
    Proceedings of the Conference on High Performance Computing on the Information Superhighway, HPC Asia'97, 1997, : 30 - 34
  • [2] A Novel Directory Based Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors
    Asaduzzaman, Abu
    Chidella, Kishore K.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON PHASED ARRAY SYSTEMS AND TECHNOLOGY (PAST), 2016,
  • [3] A scalable and adaptive directory scheme for hardware distributed shared memory
    Tanaka, K
    Hagiwara, T
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 539 - 553
  • [4] Elastic pointer directory organization for scalable shared memory multiprocessors
    Yuhang Liu
    Mingfa Zhu
    Limin Xiao
    Journal of Systems Engineering and Electronics, 2014, 25 (01) : 158 - 167
  • [5] Elastic pointer directory organization for scalable shared memory multiprocessors
    Liu, Yuhang
    Zhu, Mingfa
    Xiao, Limin
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2014, 25 (01) : 158 - 167
  • [6] A new hybrid directory scheme for shared memory multi-processors
    Pan, Guoteng
    Xie, Lunguo
    Dou, Qiang
    He, Erhua
    COMPUTER SCIENCE - THEORY AND APPLICATIONS, 2006, 3967 : 498 - 504
  • [7] Design and performance of directory caches for scalable shared memory multiprocessors
    Michael, MM
    Nanda, AK
    FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 142 - 151
  • [8] Memory latency in distributed shared-memory multiprocessors
    Motlagh, BS
    DeMara, RF
    PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 134 - 137
  • [9] DESIGN AND ANALYSIS OF MULTIPROCESSORS WITH DISTRIBUTED SHARED MEMORY
    FRITSCH, G
    HANDLER, W
    TSI-TECHNIQUE ET SCIENCE INFORMATIQUES, 1991, 10 (04): : 325 - 329
  • [10] Shaman: A distributed simulator for shared memory multiprocessors
    Matsuo, H
    Imafuku, S
    Ohno, K
    Nakashima, H
    MASCOTS 2002: 10TH IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS, PROCEEDINGS, 2002, : 347 - 355
12345