Hybrid full map directory scheme for distributed shared memory multiprocessors

被引：0
|
作者：
Choi, JH
Park, KH
机构：
来源：
HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS | 1997年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a novel full map directory cache coherence scheme called the hybrid full map directory scheme is proposed. Ir reduces the growth rate of the directory storage overhead from O(N-2) down to O(N root N). Moreover, the performance of the scheme is close to those of previous full map directory schemes.
引用
收藏
页码：30 / 34
页数：5
相关论文
共 50 条
  • [41] Applications for shared memory multiprocessors
    Stenstrom, P
    Dahlgren, F
    COMPUTER, 1996, 29 (12) : 29 - 31
  • [42] A hierarchical memory directory scheme via extending SCI for large-scale multiprocessors
    Chen, TF
    Lu, IZ
    HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 18 - 23
  • [43] An efficient write update cache coherence scheme for widely shared data on shared memory multiprocessors
    Rhee, Y
    Kong, K
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL II, PROCEEDINGS: COMPUTER SCIENCE AND ENGINEERING, 2003, : 378 - 382
  • [44] Software based Distributed Shared Memory (DSM) model using Shared variables between Multiprocessors
    Vasava, Hemant D.
    Rathod, Jagdish M.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1431 - 1435
  • [45] Distributed Cooperative Caching: An Energy Efficient Memory Scheme for Chip Multiprocessors
    Herrero, Enric
    Gonzalez, Jose
    Canal, Ramon
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (05) : 853 - 861
  • [46] A simple hardware prefetching scheme using sequentiality for shared-memory multiprocessors
    Tcheun, MK
    Maeng, SR
    Cho, JW
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (11): : 1055 - 1063
  • [47] Simple hardware prefetching scheme using sequentiality for shared-memory multiprocessors
    Korea Advanced Inst of Science and, Technology, Taejon, Korea, Republic of
    IEICE Trans Inf Syst, 11 (1055-1063):
  • [48] An integrated hardware/software data prefetching scheme for shared-memory multiprocessors
    Gornish, EH
    Veidenbaum, A
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1999, 27 (01) : 35 - 70
  • [49] Memory Affinity for Hierarchical Shared Memory Multiprocessors
    Ribeiro, Christiane Pousa
    Mehaut, Jean-Francois
    Carissimi, Alexandre
    Castro, Marcio
    Fernandes, Luiz Gustavo
    PROCEEDINGS OF THE 21ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2009, : 59 - +
  • [50] Scheduling user-level threads on distributed shared-memory multiprocessors
    Polychronopoulos, ED
    Papatheodorou, TS
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 358 - 368
12345