Implementation of Multiple-Precision Floating-Point Arithmetic on Intel Xeon Phi Coprocessors

被引：1
|
作者：
Takahashi, Daisuke [1 ]
机构：
[1] Univ Tsukuba, Ctr Computat Sci, 1-1-1 Tennodai, Tsukuba, Ibaraki 3058573, Japan
来源：
COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2016, PT II | 2016年 / 9787卷
关键词：
ALGORITHM; DIVISION;
D O I：
10.1007/978-3-319-42108-7_5
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we propose an implementation of multiple-precision floating-point addition, subtraction, multiplication, division and square root on Intel Xeon Phi coprocessors. Using propagated carries in multiple-precision floating-point addition is a major obstacle to vectorization and parallelization. By using the carry skip method, the operation of performing propagated carries in the multiple-precision floating-point addition can be vectorized and parallelized. A parallel implementation of floating-point real FFT-based multiplication is presented, as multiplication is a fundamental operation in fast multiple-precision arithmetic. The experimental results of multiple-precision floating-point addition, multiplication, division and square root operations on an Intel Xeon Phi 5110P are then reported.
引用
收藏
页码：60 / 70
页数：11
相关论文
共 50 条
  • [31] IMPLEMENTATION GUIDE TO A PROPOSED STANDARD FOR FLOATING-POINT ARITHMETIC
    COONEN, JT
    COMPUTER, 1980, 13 (01) : 68 - 79
  • [32] Using multiple-precision arithmetic
    Smith, DM
    COMPUTING IN SCIENCE & ENGINEERING, 2003, 5 (04) : 88 - 93
  • [33] An algorithm for multiple-precision floating-point-multiplication
    Takahashi, D
    APPLIED MATHEMATICS AND COMPUTATION, 2005, 166 (02) : 291 - 298
  • [34] Utilizing Multiple Xeon Phi Coprocessors on One Compute Node
    Dong, Xinnan
    Chai, Jun
    Yang, Jing
    Wen, Mei
    Wu, Nan
    Cai, Xing
    Zhang, Chunyuan
    Chen, Zhaoyun
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2014, PT II, 2014, 8631 : 68 - 81
  • [35] Tackling Gaps in Floating-Point Arithmetic: Unum Arithmetic Implementation on FPGA
    Hou, Junjie
    Zhu, Yongxin
    Shen, Yulan
    Li, Mengjun
    Wu, Han
    Song, Han
    2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), 2017, : 615 - 616
  • [36] SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing
    Bocco, Andrea
    Durand, Yves
    De Dinechin, Florent
    CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), 2019,
  • [37] A general tridiagonal solver for coprocessors: Adapting g-Spike for the Intel Xeon Phi
    Venetis, Ioannis E.
    Sobczyk, Alexandros
    Kouris, Alexandros
    Nakos, Alexandros
    Nikoloutsakos, Nikolaos
    Gallopoulos, Efstratios
    PARALLEL COMPUTING: ON THE ROAD TO EXASCALE, 2016, 27 : 371 - 380
  • [38] Evaluation of DGEMM Implementation on Intel Xeon Phi Coprocessor
    Gepner, Pawel
    Gamayunov, Victor
    Fraser, David L.
    Houdard, Eric
    Sauge, Ludovic
    Declat, Damien
    Dubois, Mathieu
    JOURNAL OF COMPUTERS, 2014, 9 (07) : 1566 - 1571
  • [39] Precision Exploration of Floating-Point Arithmetic for Spiking Neural Networks
    Kwak, Myeongjin
    Seo, Hyoju
    Kim, Yongtae
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 71 - 72
  • [40] Arithmetic Algorithms for Extended Precision Using Floating-Point Expansions
    Joldes, Mioara
    Marty, Olivier
    Muller, Jean-Michel
    Popescu, Valentina
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (04) : 1197 - 1210
12345