Analysis of HCS in STI-based LDMOS transistors

被引：14

作者：

Reggiani, Susanna ^{[1
]}

Poli, Stefano ^{[1
]}

Gnani, Elena ^{[1
]}

Gnudi, Antonio ^{[1
]}

Baccarani, Giorgio ^{[1
]}

Denison, Marie ^{[2
]}

Pendharkar, Sameer ^{[2
]}

Wise, Rick ^{[2
]}

Seetharaman, Sridhar ^{[2
]}

机构：

[1] Univ Bologna, ARCES, Dept Elect, Bologna, Italy

[2] Texas Instruments Inc, Dallas, TX USA

来源：

2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年

关键词：

TCAD analysis; LDMOS; Hot-carrier stress; MOS-TRANSISTORS; RUGGED LDMOS;

D O I：

10.1109/IRPS.2010.5488712

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A numerical investigation of the hot-carrier behavior of a lateral DMOS transistor with shallow trench isolation (STI) is carried out. The measured drain-current degradation induced by hot-carrier stress (HCS) is nicely reproduced by TCAD results revealing that interface traps are mainly formed at the STI corner close to the channel. The effect of typical device design variations on hot-carrier degradation is analyzed.

引用

页码：881 / 886

页数：6

共 50 条

[31] STI/LOCOS compatible LDMOS structure in standard CMOS
Ramos, J
Steyaert, M
ELECTRONICS LETTERS, 2003, 39 (19) : 1417 - 1419
[32] A Compact Model for the Current in LDMOS Transistors
Keshtkar, Hojjat
Javadiun, Erfan
Mansourghanaei, Hassan
2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRO INFORMATION TECHNOLOGY (EIT), 2017, : 171 - 176
[33] LDMOS transistors for FM broadband applications
MICROWAVE JOURNAL, 2000, 43 (02) : 180 - +
[34] Analysis of the back gate effect on the breakdown behaviour of SOI LDMOS transistors
Schwantes, S
Florian, T
Graf, M
Dietz, F
Dudek, V
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 253 - 256
[35] Harmonic and intermodulation performance of LDMOS transistors
Abuelma'atti, MT
FREQUENZ, 2003, 57 (11-12) : 244 - 247
[36] Generalised Berglund relation in LDMOS transistors
Yao, W.
Gildenblat, G.
McAndrew, C. C.
Cassagnes, A.
ELECTRONICS LETTERS, 2011, 47 (16) : 936 - 937
[37] On the Modeling of LDMOS RF Power Transistors
Wood, John
Aaen, Peter H.
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[38] A Multi-region Trap Characterization Method and Its Reliability Application on STI-based High-Voltage LDMOSFETs
He, Yandong
Zhang, Ganggang
Zhang, Xing
2012 24TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2012, : 307 - 310
[39] Degradation Effects of Gate Oxide and STI Charge in SOI LDMOS
Zhu, Mingda
Du, Gang
Liu, Xiaoyan
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[40] TCAD simulation of hot-carrier stress degradation in split-gate n-channel STI-LDMOS transistors
Giuliano, Federico
Magnone, Paolo
Pistollato, Simone
Tallarico, Andrea Natale
Reggiani, Susanna
Fiegna, Claudio
Depetro, Riccardo
Rossetti, Mattia
Croce, Giuseppe
MICROELECTRONICS RELIABILITY, 2020, 109

← 1 2 3 4 5 →