Carrier lifetime extraction in fully depleted dual-gate SOI devices

被引：6
|
作者：
Ernst, T
Vandooren, A
Cristoloveanu, S
Colinge, JP
Flandre, D
机构：
[1] ST Microelect, F-38920 Crolles, France
[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
[3] Univ Catholique Louvain, Microelect Lab, B-1348 Louvain, Belgium
[4] ENSERG, UMR 5531, Lab Phys Composants Semiconduct, F-38016 Grenoble, France
来源：
IEEE ELECTRON DEVICE LETTERS | 1999年 / 20卷 / 05期
关键词：
carrier lifetime; leakage currents; MOS devices; silicon-on-insulator technology; SIMOX;
D O I：
10.1109/55.761017
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new method for;extracting the carrier recombination lifetime in dual-gate silicon-on-insulator (SOI) structures is proposed. The experiment, model, and numerical simulations indicate that an excess forward current is obtained when carrier recombination occurs in the whole film volume.
引用
收藏
页码：209 / 211
页数：3
相关论文
共 50 条
  • [31] SOI dual-gate ISFET with variable oxide capacitance and channel thickness
    Park, Jin-Kwon
    Jang, Hyun-June
    Park, Jong-Tae
    Cho, Won-Ju
    SOLID-STATE ELECTRONICS, 2014, 97 : 2 - 7
  • [32] Drain leakage mechanisms in fully depleted SOI devices with undoped channel
    Luyken, RJ
    Specht, M
    Rösner, W
    Hartwich, J
    Hofmann, F
    Dreeskornfeld, L
    Landgraf, E
    Schulz, T
    Städele, M
    Kretz, J
    Risch, L
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 419 - 422
  • [33] Fully-depleted SOI devices with elevated source/drain structure
    Lian, J
    Hai, CH
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 287 - 290
  • [34] Fully-depleted SOICMOS devices with W/TiN gate
    Lian, J
    Hai, CH
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 273 - 276
  • [35] Thin film fully-depleted SOI four-gate transistors
    Akarvardar, K.
    Cristoloveanu, S.
    Bawedin, M.
    Gentil, P.
    Blalock, B. J.
    Flandre, D.
    SOLID-STATE ELECTRONICS, 2007, 51 (02) : 278 - 284
  • [36] Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
    Cheng, ZY
    Ling, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 388 - 391
  • [37] A DUAL-GATE DEEP-DEPLETION TECHNIQUE FOR GENERATION LIFETIME MEASUREMENT
    BARTH, PW
    ANGELL, JB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (12) : 2252 - 2255
  • [38] A New Transistor of Dual-Gate SOI And Evidence For Diminished Short Channel Effects
    Anvarifard, Mohamad Kazem
    Armaki, Mandi Gordi
    Hosseini, Seyed Ebrahim
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 29 - 32
  • [39] DUAL-GATE OPERATION AND VOLUME INVERSION IN N-CHANNEL SOI MOSFETS
    VENKATESAN, S
    NEUDECK, GW
    PIERRET, RF
    IEEE ELECTRON DEVICE LETTERS, 1992, 13 (01) : 44 - 46
  • [40] New and accurate method for electrical extraction of silicon film thickness on fully-depleted SOI and double gate transistors
    Poiroux, T
    Widiez, J
    Lolivier, J
    Vinet, M
    Cassé, M
    Prévitali, B
    Deleonibus, S
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 73 - 74
12345