Carrier lifetime extraction in fully depleted dual-gate SOI devices

被引：6
|
作者：
Ernst, T
Vandooren, A
Cristoloveanu, S
Colinge, JP
Flandre, D
机构：
[1] ST Microelect, F-38920 Crolles, France
[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
[3] Univ Catholique Louvain, Microelect Lab, B-1348 Louvain, Belgium
[4] ENSERG, UMR 5531, Lab Phys Composants Semiconduct, F-38016 Grenoble, France
来源：
IEEE ELECTRON DEVICE LETTERS | 1999年 / 20卷 / 05期
关键词：
carrier lifetime; leakage currents; MOS devices; silicon-on-insulator technology; SIMOX;
D O I：
10.1109/55.761017
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new method for;extracting the carrier recombination lifetime in dual-gate silicon-on-insulator (SOI) structures is proposed. The experiment, model, and numerical simulations indicate that an excess forward current is obtained when carrier recombination occurs in the whole film volume.
引用
收藏
页码：209 / 211
页数：3
相关论文
共 50 条
  • [1] Recombination current modeling and carrier lifetime extraction in dual-gate fully-depleted SOI devices
    Ernst, T
    Cristoloveanu, S
    Vandooren, A
    Rudenko, T
    Colinge, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1503 - 1509
  • [2] NEW CARRIER LIFETIME MEASUREMENT METHOD FOR FULLY DEPLETED SOI MOSFETS
    YASUDA, N
    TANIGUCHI, K
    HAMAGUCHI, C
    YAMAGUCHI, Y
    NISHIMURA, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) : 1197 - 1202
  • [3] Subthreshold current model of fully depleted dual material gate SOI MOSFET
    苏军
    李尊朝
    张莉丽
    Academic Journal of Xi'an Jiaotong University, 2007, (02) : 135 - 137
  • [4] Dual-gate SOI MOSFETs: Physics and potential
    Colinge, JP
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1996, 96 (03): : 271 - 286
  • [5] Ultralow turnoff loss dual-gate SOI LIGBT with trench gate barrier and carrier stored layer
    何逸涛
    乔明
    张波
    Chinese Physics B, 2016, (12) : 428 - 433
  • [6] Ultralow turnoff loss dual-gate SOI LIGBT with trench gate barrier and carrier stored layer
    He, Yi-Tao
    Qiao, Ming
    Zhang, Bo
    CHINESE PHYSICS B, 2016, 25 (12)
  • [7] Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation
    Kedzierski, J
    Nowak, E
    Kanarsky, T
    Zhang, Y
    Boyd, D
    Carruthers, R
    Cabral, C
    Amos, R
    Lavoie, C
    Roy, R
    Newbury, J
    Sullivan, E
    Benedict, J
    Saunders, P
    Wong, K
    Canaperi, D
    Krishnan, M
    Lee, KL
    Rainey, BA
    Fried, D
    Cottrell, P
    Wong, HSP
    Ieong, M
    Haensch, W
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 247 - 250
  • [8] Recombination current in fully-depleted SOI diodes: Compact model and lifetime extraction
    Ernst, T
    Vandooren, A
    Cristoloveanu, S
    Rudenko, TE
    Colinge, JP
    PERSPECTIVES, SCIENCE AND TECHNOLOGIES FOR NOVEL SILICON ON INSULATOR DEVICES, 2000, 73 : 213 - 216
  • [9] Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET
    Chaudhry, A
    Kumar, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) : 1463 - 1467
  • [10] A compact model for dual material gate stack (DUMGAS) fully depleted SOI MOSFET
    Zheng, Changyong
    Xu, Tailong
    Dai, Yuehua
    Chen, Junning
    Journal of Information and Computational Science, 2013, 10 (13): : 4233 - 4245
12345